Datasheet

Figure 19: QUAD OUTPUT FAST READ Command – STR
Dummy cycles
7 8 C
x
0
C
MSB
DQ0
LSB
Command
D
OUT
LSB
DQ[2:1]
D
OUT
A[MAX]
High-Z
A[MIN]
D
OUT
D
OUT
D
OUT
D
OUT
DQ3
D
OUT
‘1’
MSB
D
OUT
D
OUT
1 2 C
x
0
C
MSB
DQ[3:0]
LSB
Command
A[MAX]
A[MIN]
MSB
D
OUT
D
OUT
D
OUT
LSB
Dummy cycles
Quad
Extended
Notes:
1. C
x
= 7 + (A[MAX] + 1).
2. Shown here is the QUAD OUTPUT FAST READ timing for the extended SPI protocol. The
quad timing shown for the FAST READ command is the equivalent of the QUAD OUT-
PUT FAST READ timing for the quad SPI protocol.
Figure 20: QUAD INPUT/OUTPUT FAST READ Command – STR
Dummy cycles
7 8 C
x
0
C
MSB
DQ0
LSB
Command
D
OUT
LSB
DQ[2:1]
D
OUT
High-Z
A[MIN]
D
OUT
D
OUT
D
OUT
D
OUT
DQ3
D
OUT
‘1’
MSB
D
OUT
D
OUT
A[MAX]
1 2 C
x
0
C
MSB
DQ[3:0]
LSB
Command
A[MAX]
A[MIN]
MSB
D
OUT
D
OUT
D
OUT
LSB
Dummy cycles
Quad
Extended
Notes:
1. C
x
= 7 + (A[MAX] + 1)/4.
3V, 256Mb: Multiple I/O Serial Flash Memory
READ MEMORY Operations
09005aef84566603
n25q_256mb_65nm.pdf - Rev. W 11/16 EN
48
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2011 Micron Technology, Inc. All rights reserved.