Datasheet

Figure 22: DUAL OUTPUT FAST READ Command – DTR
7 8 C
x
0
C
DQ0
LSB
DQ1
Extended
A[MAX]
High-Z
A[MIN]
MSB
Dummy cycles
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
MSB
LSB
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
3 4 C
x
0
C
MSB
DQ[1:0]
LSB
Command
MSB
LSB
Command
A[MAX]
A[MIN]
Dummy cycles
Dual
Notes:
1. C
x
= 7 + (A[MAX] + 1)/2.
2. Shown here is the DUAL OUTPUT FAST READ timing for the extended SPI protocol. The
dual timing shown for the FAST READ command is the equivalent of the DUAL OUTPUT
FAST READ timing for the dual SPI protocol.
Figure 23: DUAL INPUT/OUTPUT FAST READ Command – DTR
C
DQ0
DQ1
7 8 C
x
0
MSB
LSB
Command
D
OUT
LSB
D
OUT
High-Z
A[MIN]
D
OUT
MSB
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
A[MAX]
Dummy cycles
Dual
C
DQ[1:0]
3 4 C
x
0
MSB
LSB
Command
A[MAX]
A[MIN]
MSB
LSB
Dummy cycles
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
D
OUT
Extended
Notes:
1. C
x
= 7 + (A[MAX] + 1)/4.
2. Shown here is the DUAL INPUT/OUTPUT FAST READ timing for the extended SPI proto-
col. The dual timing shown for the FAST READ command is the equivalent of the DUAL
INPUT/OUTPUT FAST READ timing for the dual SPI protocol.
3V, 256Mb: Multiple I/O Serial Flash Memory
READ MEMORY Operations
09005aef84566603
n25q_256mb_65nm.pdf - Rev. W 11/16 EN
51
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2011 Micron Technology, Inc. All rights reserved.