Datasheet

Zynq-7000 All Programmable SoC (Z-7007S, Z-7012S, Z-7014S, Z-7010, Z-7015, and Z-7020)
DS187 (v1.19) October 3, 2016 www.xilinx.com
Product Specification 72
Notice of Disclaimer
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the
maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in
contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising
under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or
consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action
brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.
Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product
specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products
are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at
www.xilinx.com/legal.htm#tos
; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx
products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk
and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at
www.xilinx.com/legal.htm#tos
.
AUTOMOTIVE APPLICATIONS DISCLAIMER
AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS
OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR
REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL,
PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY
PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT
ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.
11/19/2014 1.14 Added V
CCBRAM
to Introduction. Replaced -1L speed grade with -1LI and removed 1.0V row for V
CCINT
and V
CCBRAM
in Table 2. Updated the AC Switching Characteristics based upon Vivado 2014.4.
Updated Vivado software version in Table 14. In Table 15, moved -1LI speed grade for XC7Z010,
XC7Z015, and XC7Z020 devices from Advance to Production. In Table 16, added Vivado 2013.1
software version to -2E, -2I, -1C, and -1I speed grades of XC7Z010 and XC7Z020 devices, added
Vivado 2014.4 software version to -1LI speed grade for all commercial devices, and removed table
note. Added Selecting the Correct Speed Grade and Voltage in the Vivado Tools. Added Note 1 to
Table 49. In Table 51, moved LPDDR2 row to end of 2:1 Memory Controllers section.
02/23/2015 1.15 Updated descriptions of V
CCPINT
in Table 1 and Table 2. Added Note 6 to Table 11. In Table 13,
changed maximum V
ICM
value from 1.425V to 1.500V. Updated Table 22 title. Added Figure 1 and
Table 23. In Table 34, updated minimum T
QSPIDCK2
and T
QSPICKD2
to 6 ns and 12.5 ns, respectively,
and removed note 5. In Table 65, added T
RDCK_DI_ECCW
/T
RCKD_DI_ECCW
and T
RDCK_DI_ECC_FIFO
/
T
RCKD_DI_ECC_FIFO
, updated T
RCCK_EN
/T
RCKC_EN
symbols, and updated Note 1. In Table 66, updated
T
DSPDCK_
{
A, B
}
_MREG_MULT
/T
DSPCKD_{A, B}_MREG_MULT
and T
DSPDCK_
{
A, D
}
_ADREG
/
T
DSPCKD_ {A, D}_ADREG
symbols, and replaced B input with A input for T
DSPDO_A_P
. Removed minimum
sample rate specification from Table 100.
09/22/2015 1.16 Updated data sheet per the customer notice XCN15034: Zynq-7000 AP SoC Requirement for the PS
Power-Off Sequence. Assigned quiescent supply currents to -1LI speed grade XQ7Z020 device in
Table 5. Updated PS Power-On/Off Power Supply Sequencing. Removed N/A from -1LI speed
gradeXQ7Z020 device production software cell in Table 16. Added F
SMC_REF_CLK
to Table 33.
11/24/2015 1.17 Updated the AC Switching Characteristics based upon Vivado 2015.4. In Table 15, added -1LI speed
grade to Production column for XQ7Z020. In Table 16, added Vivado 2015.4 software version to -1LI
speed grade column for XQ7Z020. In Figure 4 and Figure 5, added extra clock pulse on
QSPI_SCLK_OUT.
07/26/2016 1.18 Updated first sentence in PS Power-On/Off Power Supply Sequencing. Added T
PSPOR
to Note 1 in
Table 22. In Table 54, changed V
MEAS
for LVCMOS (3.3V), LVTTL (3.3V), and PCI33 (3.3V) to 1.65V.
10/03/2016 1.19 Added XC7Z007S, XC7Z012S, and XC7Z014S throughout. Updated the AC Switching Characteristics
based upon Vivado 2016.3.
Date Version Description of Revisions