User manual
Table Of Contents
- Zynq-7000 All Programmable SoC
- Table of Contents
- Ch. 1: Introduction
- Ch. 2: Signals, Interfaces, and Pins
- Ch. 3: Application Processing Unit
- Ch. 4: System Addresses
- Ch. 5: Interconnect
- Ch. 6: Boot and Configuration
- Ch. 7: Interrupts
- Ch. 8: Timers
- Ch. 9: DMA Controller
- Introduction
- Functional Description
- DMA Transfers on the AXI Interconnect
- AXI Transaction Considerations
- DMA Manager
- Multi-channel Data FIFO (MFIFO)
- Memory-to-Memory Transfers
- PL Peripheral AXI Transactions
- PL Peripheral Request Interface
- PL Peripheral - Length Managed by PL Peripheral
- PL Peripheral - Length Managed by DMAC
- Events and Interrupts
- Aborts
- Security
- IP Configuration Options
- Programming Guide for DMA Controller
- Programming Guide for DMA Engine
- Programming Restrictions
- System Functions
- I/O Interface
- Ch. 10: DDR Memory Controller
- Introduction
- AXI Memory Port Interface (DDRI)
- DDR Core and Transaction Scheduler (DDRC)
- DDRC Arbitration
- Controller PHY (DDRP)
- Initialization and Calibration
- DDR Clock Initialization
- DDR IOB Impedance Calibration
- DDR IOB Configuration
- DDR Controller Register Programming
- DRAM Reset and Initialization
- DRAM Input Impedance (ODT) Calibration
- DRAM Output Impedance (RON) Calibration
- DRAM Training
- Write Data Eye Adjustment
- Alternatives to Automatic DRAM Training
- DRAM Write Latency Restriction
- Register Overview
- Error Correction Code (ECC)
- Programming Model
- Ch. 11: Static Memory Controller
- Ch. 12: Quad-SPI Flash Controller
- Ch. 13: SD/SDIO Controller
- Ch. 14: General Purpose I/O (GPIO)
- Ch. 15: USB Host, Device, and OTG Controller
- Introduction
- Functional Description
- Programming Overview and Reference
- Device Mode Control
- Device Endpoint Data Structures
- Device Endpoint Packet Operational Model
- Device Endpoint Descriptor Reference
- Programming Guide for Device Controller
- Programming Guide for Device Endpoint Data Structures
- Host Mode Data Structures
- EHCI Implementation
- Host Data Structures Reference
- Programming Guide for Host Controller
- OTG Description and Reference
- System Functions
- I/O Interfaces
- Ch. 16: Gigabit Ethernet Controller
- Ch. 17: SPI Controller
- Ch. 18: CAN Controller
- Ch. 19: UART Controller
- Ch. 20: I2C Controller
- Ch. 21: Programmable Logic Description
- Ch. 22: Programmable Logic Design Guide
- Ch. 23: Programmable Logic Test and Debug
- Ch. 24: Power Management
- Ch. 25: Clocks
- Ch. 26: Reset System
- Ch. 27: JTAG and DAP Subsystem
- Ch. 28: System Test and Debug
- Ch. 29: On-Chip Memory (OCM)
- Ch. 30: XADC Interface
- Ch. 31: PCI Express
- Ch. 32: Device Secure Boot
- Appx. A: Additional Resources
- Appx. B: Register Details
- Overview
- Acronyms
- Module Summary
- AXI_HP Interface (AFI) (axi_hp)
- CAN Controller (can)
- DDR Memory Controller (ddrc)
- CoreSight Cross Trigger Interface (cti)
- Performance Monitor Unit (cortexa9_pmu)
- CoreSight Program Trace Macrocell (ptm)
- Debug Access Port (dap)
- CoreSight Embedded Trace Buffer (etb)
- PL Fabric Trace Monitor (ftm)
- CoreSight Trace Funnel (funnel)
- CoreSight Intstrumentation Trace Macrocell (itm)
- CoreSight Trace Packet Output (tpiu)
- Device Configuration Interface (devcfg)
- DMA Controller (dmac)
- Gigabit Ethernet Controller (GEM)
- General Purpose I/O (gpio)
- Interconnect QoS (qos301)
- NIC301 Address Region Control (nic301_addr_region_ctrl_registers)
- I2C Controller (IIC)
- L2 Cache (L2Cpl310)
- Application Processing Unit (mpcore)
- On-Chip Memory (ocm)
- Quad-SPI Flash Controller (qspi)
- SD Controller (sdio)
- System Level Control Registers (slcr)
- Static Memory Controller (pl353)
- SPI Controller (SPI)
- System Watchdog Timer (swdt)
- Triple Timer Counter (ttc)
- UART Controller (UART)
- USB Controller (usb)
Zynq-7000 AP SoC Technical Reference Manual www.xilinx.com 205
UG585 (v1.11) September 27, 2016
Chapter 6: Boot and Configuration
3. FSBL/User Code to Configure PS. Refer to UG821, Zynq-7000 All Programmable SoC Software
Developers Guide for information on creating FSBL/User code.
4. FSBL/User Code to Initialize and Configure PL. The controls are shown in Figure 6-12. Refer to
UG821
, Zynq-7000 All Programmable SoC Software Developers Guide for information on creating
FSBL/User code.
In a development environment (non-secure), the user can access the Xilinx TAP controller in the PL
and the ARM DAP controller in the PS. This section focusses on the boot process from the PS
software perspective with a section on configuring the PL using JTAG.
Chapter Sections
This chapter section includes the following subsections to explain various aspects of device
configuration:
• 6.4.1 PL Control via PS Software
• 6.4.2 Boot Sequence Examples
• 6.4.3 PCAP Bridge to PL
• 6.4.4 PCAP Datapath Configurations
• 6.4.5 PL Control via User-JTAG
6.4.1 PL Control via PS Software
The PL is controlled by PS software (Figure 6-12) through the PCAP bridge or using external pins and
the JTAG interface associated with the PL (Figure 6-20, page 218).
PL Initialization via PS Software
At any time, the devcfg.CTRL [PCFG_PROG_B] bit can be used to issue a global reset to the PL. If this
bit is set Low, the PL begins its initialization process and the devcfg.STATUS [PCFG_INIT] bit is held
X-Ref Target - Figure 6-12
Figure 6-12: PCAP Path for PL Initialization and Configuration
3/,QLWLDOL]DWLRQ
&LUFXLWV
,1,7B%
GHYFIJ,17B676
>3&)*B,1,7B1(B,17@
GHYFIJ,17B676
>3&)*B'21(B,17@
GHYFIJ,17B676
>3&)*B,1,7@
GHYFIJ&75/
>3&)*B352*B%@
HGJH
3/&RQILJXUDWLRQ
0RGXOH
%LWVWUHDP
'HY&
3&$3
3DWK
366RIWZDUH
(QDEOH3&$3
,QLWLDWH%LWVWUHDP'0$
:DLWXQWLOGRQH
$(6+0$&8QLWV
>3&$3B35@
>3&$3B02'(@
'21(
8*BFBB
RSHQGUDLQRXWSXW
RSHQGUDLQRXWSXW