Datasheet

7 Series FPGAs Data Sheet: Overview
DS180 (v2.5) August 1, 2017 www.xilinx.com
Product Specification 18
Notice of Disclaimer
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the
maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
(whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related
to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,
incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of
any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility
of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to
product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain
products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at
www.xilinx.com/legal.htm#tos
; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx
products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and
liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at
www.xilinx.com/legal.htm#tos
.
Automotive Applications Disclaimer
AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS
OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR
REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL,
PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY
PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT
ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.
03/02/12 1.10 Updated General Description, Table 5, and Table 12.
05/02/12 1.11 Updated Table 7, Table 9, Table 10, Low-Power Gigabit Transceivers, and 7 Series FPGA Ordering
Information. Added 7 Series FPGA Ordering Information.
10/15/12 1.12 Updated overview with Artix-7 SL and SLT devices. Updated Table 1, Table 4, Table 5, Table 8, Table 9,
Table 10, Table 11, and Table 12. Added Table 3. Updated Regional Clocks, Block RAM, Integrated
Interface Blocks for PCI Express Designs, Configuration, and 7 Series FPGA Ordering Information.
11/30/12 1.13 Updated notes in Table 4 and Table 12. Updated XADC (Analog-to-Digital Converter).
07/29/13 1.14 Removed SL and SLT devices. Updated General Description, Table 4, Table 5, notes in Table 6 and
Table 8, Regional Clocks, Input/Output, Low-Power Gigabit Transceivers, Integrated Interface Blocks
for PCI Express Designs, Configuration, and 7 Series FPGA Ordering Information. Removed previous
Table 3.
02/18/14 1.15 Changed document classification to Product Specification from Preliminary Product Specification.
Updated HR I/O information for XC7A35T and XC7A50T in Table 5. Updated XC7VH870T I/O
information in Table 8. Updated Table 11.
10/08/14 1.16 Added XC7A15T to Table 4 and Table 5. Removed HCG1931 and HCG1932 from Table 11. Updated
Input/Output Delay;
Block RAM; Configuration; I/O Clocks; and Updated Table 12 and Figure 1.
12/17/14 1.16.1 Typographical edit.
05/27/15 1.17 Updated Table 5, Table 7, Table 9, Table 10, Table 11, and Figure 1.
09/27/16 2.0 Added Spartan-7 devices throughout document, including Table 1, Table 2, Table 3, and Table 12.
Added two Artix-7 devices XC7A12T and XC7A25T throughout document, including Table 4, Table 5,
and Table 12. Updated General Description; Figure 1, Table 7, Regional Clocks, Block RAM,
Integrated Interface Blocks for PCI Express Designs, Configuration, Encryption, Readback, and Partial
Reconfiguration, and XADC (Analog-to-Digital Converter).
10/20/16 2.1 Updated Table 5.
12/15/16 2.2 Updated Table 3.
03/17/17 2.3 Updated Table 1, Table 5, Table 7, Table 9, Table 10, Table 12, and I/O Electrical Characteristics.
03/28/17 2.4 Updated Table 7.
08/01/17 2.5 Updated Table 5 and Figure 2.
Date Version Description of Revisions