Datasheet
Digilent Pmod™ Interface Specification 1.1.0
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
Page 7 of 11
5.2 SPI
Pmod Interface Type 2 (SPI)
This provides a Serial Peripheral Interface (SPI) port. The host generally acts as an SPI master device and the
peripheral module generally acts as an SPI slave device. When this interface is placed on a 12-pin connector on a
host, it should use pins 1-6 (i.e. the upper row of pins). Pins 1-6 will adhere to the signals listed in the table, with
the exception of one or more pins potentially being unconnected.
Pin
Signal
Direction
1
CS
Out
2
MOSI
Out
3
MISO
In
4
SCK
Out
5
GND
6
VCC
CS - Chip Select. Active low to enable slave device
MOSI - Master Out Slave In. Data from master to slave
MISO - Master In Slave Out. Data from slave to master
SCK - Serial clock. Data clock from master to slave
Pmod Interface Type 2A (expanded SPI)
This provides an SPI interface plus additional control signals. Many SPI devices provide additional control or status
signals that can provide additional functions between the master and slave devices. The host generally acts as an
SPI master device and the peripheral module generally acts as an SPI slave device. Pins 1-6 will not change with the
exception of one or more pins potentially being unconnected. Pins 7-10 can be any signal but if one or more
interrupts are needed they will be on pin 7 and if a reset is needed it will be on pin 8. If additional Chip Select
signals are needed they will be on pins 9 and 10.
Pin #
Signal
Direction
Alternate
Signal
Direction
1
CS
Out
-
-
2
MOSI
Out
-
-
3
MISO
In
-
-
4
SCK
Out
-
-
5
GND
6
VCC
7
GPIO
In/Out
INT
In
8
GPIO
In/Out
RESET
Out
9
GPIO
In/Out
CS2
Out
10
GPIO
In/Out
CS3
Out
11
GND
12
VCC
CS - Chip Select. Active low to enable slave device
MOSI - Master Out Slave In. Data from master to slave
MISO - Master In Slave Out. Data from slave to master
SCK - Serial clock. Master provides the clock to shift the data
INT - Interrupt signal from slave to master