Schematic

1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer
Author
Date
Doc#
Circuit
Rev
Sheet#
Copyright
IC
500-383
EG
11/13/2019
1
Genesys ZU-3EG
B.1
out of 39
2019
Genesys ZU
11/13/2019
3EGVariant:
Rev B.1
Sheet Circuit
1 COVER PAGE
2 BLOCK DIAGRAM
3
4
5
Sheet Circuit
11
12
15
16
20
Sheet Circuit
26
27
28
7
8
9
10
21
22
23
24
25
30
DDR4 SODIMM SUPPLIES
PL POWER
PS POWER; GND
GTs BANKS
DISPLAYPORT SOURCE
USB PROGRAMMING / UART
FPGA CONFIGURATION
HD FPGA BANKS; XADC
HP FPGA BANKS
MIO BANKS; SPI FLASH
DDR BANK
HDMI 2.0 SINK
HDMI 2.0 SOURCE
AUDIO INTERFACE
SYZYGY
PMOD
MIPI (PCAM)
SD CARD
ETHERNET
SFP+ INTERFACE
MINI PCIe / SATA
FMC LPC
29
DDR4 SODIMM
17
USB 3.0 HOST/DEVICE
WI-FI MODULE
MIO BUTTONS; MIO LED
PL BUTTONS, SWITCHES & LEDs
18
USB 2.0 HOST PHY & HUB
32
BOARD SUPPLIES TABLE
19
USB 2.0 HOST PORTS
13
14
33
12V PROTECTION
34
BOARD SUPPLIES
35
BOARD SUPPLIES
36
BOARD SUPPLIES
37
DDR4 SUPPLY
38
PLATFORM MCU
FMC, SFP, HDMI SOURCE CLOCK
39
FAN CONTROL
31
I2C
I2C DIAGRAM
40
6
GT SUPPLY
Copyright 2020, DIGILENT Inc. All Rights Reserved.
Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents could contain technical
inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use of such information is therefore at your own risk. Digilent
may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit https://store.digilentinc.com/terms-of-use/ to review the current Terms of Use.
Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING OUT
OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Summary of content (39 pages)