Datasheet

1
1
2
2
3
3
4
4
D D
C C
B B
A A
Title
Engineer
Author
Date
Doc#
Circuit
Rev
Sheet#
Copyright
GMA
500-398
MTA
5/12/2020
1
USB104 A7
B.2
out of 13
2020
Tables and Contents
Sheet Index
1 Contents
2 IO, Pmods and Zmods
3 USB Hub
5
6
7
8
9
10
Configuration
FPGA Banks
FPGA Power
DDR3 Memory
Platform MCU
4 USB FIFO/SPI
Power Tree
FPGA Banks
11 Power Regulation
12 Power regulation
13 USB JTAG/UART
CE Chinese ROHS ROHSDigilent Inc.
Block Diagram
USB104 A7
Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents
could contain technical inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use
of such information is therefore at your own risk. Digilent may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit
https://store.digilentinc.com/terms-of-use/ to review the current Terms of Use.
Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING
OUT OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
COLG1 COLG2 COLG3 COLG4
COLG5