Specifications

Computer Architecture and Maintenance (G-Scheme-2014)
Fig.
Because of the high-speed channel between the sections, the Intel Hub Architecture
(IHA) is much faster than the earlier Northbridge/Southbridge design, which hooked
all low-speed ports to the PCI bus. The IHA also optimizes data transfer based on data
type.
Accelerated Hub Architecture (AHA) (also called Intel Hub Architecture) is an
Intel 800-series chipset design that uses a dedicated bus to transfer data between the
two mainprocessor chips instead of using the Peripheral Component Interconnect (PCI)
bus, which was used in previous chipset architectures. The Accelerated Hub
Architecture provides twice the bandwidth of the traditional PCI bus architecture at
266 MB per second. The Accelerated Hub Architecture consists of
a memory controller hub and an input/output (I/O) controller hub (a controller directs
or manages access to devices).
The memory controller hub provides the central processing unit
(CPU) interface, the memory interface, and the accelerated graphics port (AGP)
interface. The memory controller hub supports single or dual processors with up to
1 GB of memory. The memory controller hub also allows for simultaneous processing,
which enables more life-like audio and video capabilities.
The I/O controller hub provides a direct connection from the memory to the I/O
devices, which includes any built-in modem and audio controllers, hard drives,
Universal Serial Bus (USB) ports, and PCI add-in cards. The I/O controller hub also
includes the Alert on LAN (local area network) feature that sounds an alert when
software failures or system intrusion occurs.
http://www.techwarelabs.com/reviews/motherboard/albatron_px845pev/
Example
82810 Graphics Memory
Controller Hub
421 Ball Grid Array (BGA)
82801 Integrated Controller
Hub
241 Ball Grid Array (BGA)
82802 Firmware Hub 32-pin PLCC or 40-pin TSOP
Prepared By – Prof. Manoj.kavedia (9860174297 – 9324258878 ) (www.kavediasir.yolasite.com)
43