Datasheet
©2009 Fairchild Semiconductor Corporation www.fairchildsemi.com
6N137M, HCPL26XXM Rev. 1.0.8 12
Single-Channel: 6N137M, HCPL2601M, HCPL2611M
Dual-Channel: HCPL2630M, HCPL2631M — High Speed 10MBit/s Logic Gate Optocouplers
Package Dimensions
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www
.fairchildsemi.com/packaging/
Through Hole
Surface Mount – 0.3" Lead Spacing (Option S)
Note:
All dimensions are in inches (millimeters)
0.4" Lead Spacing (Option TV) (Pending)
8-Pin Surface Mount DIP – Land Pattern
(Option S)
0.200 (5.08)
MAX
0.100 (2.54) TYP
0.022 (0.56)
0.016 (0.41)
0.020 (0.51)
MIN
0.390 (9.91)
0.370 (9.40)
0.270 (6.86)
0.250 (6.35)
3
0.070 (1.78)
0.045 (1.14)
0.156 (3.94)
0.144 (3.68)
241
56 7
8
0.300 (7.62)
TYP
0.154 (3.90)
0.120 (3.05)
0.016 (0.40)
0.008 (0.20)
15° MAX
PIN 1
ID.
SEATING PLANE
0.270 (6.86)
0.250 (6.35)
0.390 (9.91)
0.370 (9.40)
0.022 (0.56)
0.016 (0.41)
0.100 (2.54)
TYP
0.020 (0.51)
MIN
0.070 (1.78)
0.045 (1.14)
0.156 (3.94)
0.144 (3.68)
0.300 (7.62)
TYP
0.405 (10.30)
MAX.
0.315 (8.00)
MIN
0.015 (0.40) MIN
Both Sides
32 14
567
8
0.016 (0.40)
0.008 (0.20)
PIN 1
ID.
0.200 (5.08)
MAX
0.100 (2.54) TYP
0.022 (0.56)
0.031 (0.78)
0.016 (0.41)
0.020 (0.51)
MIN
0.390 (9.91)
0.370 (9.40)
0.270 (6.86)
0.250 (6.35)
3
0.070 (1.78)
0.156 (3.94)
0.144 (3.68)
0.045 (1.14)
241
56 7
8
0.400 (10.16)
TYP
0.154 (3.90)
0.120 (3.05)
0.016 (0.40)
0.008 (0.20)
0° to 15°
PIN 1
ID.
SEATING PLANE
0.070 (1.78)
0.060 (1.52)
0.030 (0.76)
0.100 (2.54)
0.295 (7.49)
0.415 (10.54)
0.200 (5.08)
MAX