Datasheet

74LVX86 — Low Voltage Quad 2-Input Exclusive-OR Gate
©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com
74LVX86 Rev. 1.4.0
February 2008
74LVX86
Low Voltage Quad 2-Input Exclusive-OR Gate
Features
Input voltage level translation from 5V to 3V
Ideal for low power/low noise 3.3V applications
Guaranteed simultaneous switching noise level and
dynamic threshold performance
General Description
The LVX86 contains four 2-input exclusive-OR gates.
The inputs tolerate voltages up to 7V allowing the inter-
face of 5V systems to 3V systems.
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Connection Diagram
Pin Description
Logic Symbol
IEEE/IEC
Order
Number
Package
Number Package Description
74LVX86M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX86SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX86MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
A
0
–A
3
Inputs
B
0
–B
3
Inputs
O
0
–O
3
Outputs

Summary of content (8 pages)