Datasheet

74VHC125 — Quad Buffer with 3-STATE Outputs
©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com
74VHC125 Rev. 1.4.0
December 2007
74VHC125
Quad Buffer with 3-STATE Outputs
Features
■
High Speed: t
PD
= 3.8ns (Typ.) at V
CC
= 5V
■
Lower power dissipation: I
CC
= 4 µA (Max.) at
T
A
= 25°C
■
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(Min.)
■
Power down protection is provided on all inputs
■
Low noise: V
OLP
= 0.8V (Max.)
■
Pin and function compatible with 74HC125
General Description
The VHC125 contains four independent non-inverting
buffers with 3-STATE outputs. It is an advanced high-
speed CMOS device fabricated with silicon gate CMOS
technology and achieves the high-speed operation simi-
lar to equivalent Bipolar Schottky TTL while maintaining
the CMOS low power dissipation.
An input protection circuit insures that 0V to 7V can be
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery
backup. This circuit prevents device destruction due to
mismatched supply and input voltages.
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Order Number
Package
Number Package Description
74VHC125M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
74VHC125SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC125MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide