Datasheet

ManualsBrandsFAIRCHILD SEMICONDUCTOR ManualsFETsFQA65N20, MOSFET

November 2013

FQA65N20

N-Channel QFET

MOSFET

200 V, 65 A, 32 mΩ

Description

FQA65N20 — N-Channel QFET

MOSFET

FQA65N20 Rev. C1

www.fairchildsemi.com

This N-Channel enhancement mode power MOSFET is

produced using Fairchild Semiconductor’s proprietary

planar stripe and DMOS technology. This advanced

MOSFET technology has been especially tailored to

reduce on-state resistance, and to provide superior

switching performance and high avalanche energy

strength. These devices are suitable for switched mode

power supplies, active power factor correction (PFC), and

electronic lamp ballasts.

Features

Absolute Maximum Ratings T

= 25

C unless otherwise noted.

TO-3PN

•

65 A, 200 V, R

DS(on)

= 32 mΩ (Max.) @ V

= 10 V,

= 32.5 A

•

Low Gate Charge (Typ. 170 nC)

•

Low Crss (Typ. 90 pF)

•

100% Avalanche Tested

Thermal Characteristics

Symbol Parameter FQA65N20 Unit

DSS

Drain-Source Voltage 200 V

Drain Current

- Continuous (T

= 25°C)

65 A

- Continuous (T

= 100°C)

41 A

Drain Current - Pulsed

(Note 1)

260 A

GSS

Gate-Source Voltage ± 30 V

Single Pulsed Avalanche Energy

(Note 2)

1010 mJ

Avalanche Current

(Note 1)

65 A

Repetitive Avalanche Energy

(Note 1)

31 mJ

dv/dt Peak Diode Recovery dv/dt

(Note 3)

5.5 V/ns

Power Dissipation (T

= 25°C)

310 W

- Derate above 25°C 2.5 W/°C

, T

STG

Operating and Storage Temperature Range -55 to +150 °C

Maximum Lead Temperature for Soldering,

1/8" from Case for 5 Seconds

300 °C

Symbol Parameter

FQA65N20

Unit

θJC

Thermal Resistance, Junction-to-Case, Max.

0.4

°C/W

θCS

Thermal Resistance, Case-to-Sink, Typ

0.24

°C/W

θJA

Thermal Resistance, Junction-to-Ambient, Max.

°C/W

Summary of content (8 pages)

PAGE 1
FQA65N20 N-Channel QFET® MOSFET 200 V, 65 A, 32 mΩ Description Features This N-Channel enhancement mode power MOSFET is produced using Fairchild Semiconductor’s proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength.
PAGE 2
Part Number FQA65N20 Electrical Characteristics T Symbol Package TO-3PN Top Mark FQA65N20 Packing Method Tube Reel Size N/A Tape Width N/A Quantity 30 units o C = 25 C unless otherwise noted. Parameter Test Conditions Min. Typ. Max. Unit 200 -- -- V -- V/°C Off Characteristics BVDSS Drain-Source Breakdown Voltage VGS = 0 V, ID = 250 µA ∆BVDSS / ∆TJ Breakdown Voltage Temperature Coefficient ID = 250 µA, Referenced to 25°C -- 0.
PAGE 3
2 ID , Drain Current [A] 10 Bottom : VGS 15 V 10 V 8.0 V 7.0 V 6.5 V 6.0 V 5.5 V 2 10 ID , Drain Current [A] Top : 1 10 1 10 150℃ 25℃ -55℃ 0 10 ※ Notes : 1. 250μ s Pulse Test 2. TC = 25℃ ※ Notes : 1. VDS = 40V 2. 250μ s Pulse Test -1 -1 0 10 10 1 10 2 10 4 8 10 VGS , Gate-Source Voltage [V] VDS , Drain-Source Voltage [V] Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics 0.
PAGE 4
(Continued) 2.5 2.0 1.1 RDS(ON) , (Normalized) Drain-Source On-Resistance BV DSS , (Normalized) Drain-Source Breakdown Voltage 1.2 1.0 ※ Notes : 1. VGS = 0 V 2. ID = 250 μ A 0.9 0.8 -100 -50 0 50 100 150 1.5 1.0 0.5 ※ Notes : 1. VGS = 10 V 2. ID = 32.5 A 0.0 -100 200 -50 o 0 50 100 150 200 o TJ, Junction Temperature [ C] TJ, Junction Temperature [ C] Figure 7. Breakdown Voltage Variation vs. Temperature Figure 8. On-Resistance Variation vs.
PAGE 5
FQA65N20 — N-Channel QFET® MOSFET 50KΩ 200nF 12V VGS Same Type as DUT Qg 10V 300nF VDS VGS Qgs Qgd DUT IG = const. 3mA Charge Figure 12. Gate Charge Test Circuit & Waveform VDS RG RL VDS 90% VDD VGS VGS DUT V 10V GS 10% td(on) tr td(off) t on t off tf Figure 13. Resistive Switching Test Circuit & Waveforms VDS BVDSS 1 EAS = ---- L IAS2 -------------------2 BVDSS - VDD L BVDSS IAS ID RG V 10V GS GS VDD ID (t) VDS (t) VDD DUT tp Time tp Figure 14.
PAGE 6
+ VDS _ I SD L Driver RG VGS VGS ( Driver ) I SD ( DUT ) Same Type as DUT VDD • dv/dt controlled by RG • ISD controlled by pulse period Gate Pulse Width D = -------------------------Gate Pulse Period 10V IFM , Body Diode Forward Current di/dt IRM Body Diode Reverse Current VDS ( DUT ) Body Diode Recovery dv/dt VSD VDD Body Diode Forward Voltage Drop Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms ©2001 Fairchild Semiconductor Corporation FQA65N20 Rev. C1 6 www.
PAGE 7
FQA65N20 — N-Channel QFET® MOSFET Mechanical Dimensions Figure 16. TO3, Plastic, 3-Lead EIAJ SC-65 Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision.
PAGE 8
tm *Trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.