Datasheet

ManualsBrandsFAIRCHILD SEMICONDUCTOR ManualsOptoelectronics & DisplaysHCPL062N

www.fairchildsemi.com

HCPL062N Rev. 1.0.0

HCPL062N 3.3V Dual Channel High Speed-10 MBit/s Logic Gate Optocouplers

July 2006

HCPL062N

3.3V Dual Channel High Speed-10 MBit/s Logic Gate

Optocouplers

Features

■

Compact SO8 package

■

Very high speed – 10MBit/s

■

Superior CMR – 25kV/µs minimum (1,000 volts

common mode)

■

Logic gate output

■

Wired OR-open collector

■

Fixed threshold detector design minimizes thermal

impact on switching times

■

U.L. recognized (File # E90700)

Applications

■

Ground loop elimination

■

Field buses

■

Line receiver, data transmission

■

Data multiplexing

■

Switching power supplies

■

Pulse transformer replacement

■

Computer-peripheral interface

■

Instrumentation input/output isolation

Description

The HCPL062N optocouplers consist of an AlGaAs LED,

optically coupled to a very high speed integrated photo-

detector logic gate consisting of bipolar transistors on a

CMOS process for reduced power consumption. The

output features an open collector, thereby permitting

wired OR outputs. The devices are housed in a compact

small-outline package. The coupled parameters are

guaranteed over the temperature range of -40°C to

+85°C. An internal noise shield and provides superior

common mode rejection.

Package Dimensions

Lead Coplanarity : 0.004 (0.10) MAX

0.202 (5.13)

Pin 1

0.019 (0.48)

0.182 (4.63)

0.021 (0.53)

0.011 (0.28)

0.050 (1.27)

TYP

0.244 (6.19)

0.224 (5.69)

0.143 (3.63)

0.123 (3.13)

0.008 (0.20)

0.003 (0.08)

0.010 (0.25)

0.006 (0.16)

SEATI

NG PLANE

0.164 (4.16)

0.144 (3.66)

Note:

All dimensions are in inches (millimeters)

Summary of content (13 pages)

PAGE 1
HCPL062N 3.3V Dual Channel High Speed-10 MBit/s Logic Gate Optocouplers Features Description ■ Compact SO8 package The HCPL062N optocouplers consist of an AlGaAs LED, optically coupled to a very high speed integrated photodetector logic gate consisting of bipolar transistors on a CMOS process for reduced power consumption. The output features an open collector, thereby permitting wired OR outputs. The devices are housed in a compact small-outline package.
PAGE 2
8 VCC + 1 V F1 _ 2 _ V 7 V01 6 V02 3 F2 5 GND + 4 Note: 1. The VCC supply to each optoisolator must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected no further than 3mm from the VCC and GND pins of each device. Truth Table (Positive Logic) Input Output H L L H A 0.1µF bypass capacitor must be connected between pins 8 and 5. 2 HCPL062N Rev. 1.0.0 www.fairchildsemi.
PAGE 3
Symbol Parameter Value Units TSTG Storage Temperature -40 to +125 °C TOPR Operating Temperature -40 to +85 °C EMITTER IF DC/Average Forward Input Current (each channel) 50 mA VR Reverse Input Voltage (each channel) 5.0 V PI Power Dissipation 45 mW 7.0 V Output Current (each channel) 15 mA VO Output Voltage (each channel) 7.0 V PO Collector Output Power Dissipation 85 mW Min. Max. Units Input Current, Low Level 0 250 µA IFH Input Current, High Level 6.
PAGE 4
Individual Component Characteristics Symbol Parameter Test Conditions Min. Typ.(3) Max. Unit – – 1.8 V EMITTER VF Input Forward Voltage IF = 10mA – – 1.75 BVR Input Reverse Breakdown Voltage IR = 10µA 5.0 – – V ∆VF/∆TA Input Diode Temperature Coefficient IF = 10mA – -1.5 – mV/°C TA =25°C DETECTOR ICCH High Level Supply Current IF = 0mA, VCC = 3.3V – 7.1 10 mA ICCL Low Level Supply Current IF = 10mA, VCC = 3.3V – 6.
PAGE 5
Symbol DC Characteristics Test Conditions Min. Typ.(3) Max. Unit VOL Low Level Output Voltage VCC = 3.3V, IF = 5mA, IOL = 13mA – – 0.6 V IFT Input Threshold Current VCC = 3.3V, VO = 0.6V, IOL = 13mA – – 5 mA Isolation Characteristics (TA = -40°C to +85°C Unless otherwise specified.) Test Conditions Min. Typ.(3) Max. Unit Input-Output Insulation Leakage Current Relative humidity = 45% TA = 25°C, t = 5 sec. VI-O = 3000 VDC, Note 10 – – 1.
PAGE 6
Fig. 2 High Level Output Current vs. Ambient Temperature Fig. 1 Forward Current vs. Forward Voltage 12 IOH – HIGH LEVEL OUTPUT CURRENT (nA) IF – FORWARD CURRENT (mA) 100 10 TA = 100oC 1 TA = 85oC TA = -40oC 0.1 TA = 0oC TA = 25oC 0.01 VO = VCC = 3.3V IF = 250µA 10 8 6 4 2 0 0.001 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 -40 1.7 -20 VF – FORWARD VOLTAGE (V) 60 80 100 2.5 V CC VCC = 3.3V VO = 0.6V RL = 350Ω, 1kΩ, 4kΩ = 3.
PAGE 7
Fig. 5 Pulse Width Distortion vs. Ambient Temperature Fig. 6 Propagation Delay vs. Pulse Input Current 120 VCC = 3.3V VCC = 3.3V RL = 350Ω IF = 7.5mA RL = 350Ω 25 tP – PROPAGATION DELAY (ns) PWD – PULSE WIDTH DISTORTION (ns) 30 20 15 10 5 TA = 25oC 100 80 tPLH 60 tPHL 40 20 0 0 -40 -20 0 20 40 60 80 100 5 7 TA – AMBIENT TEMPERATURE (˚C) Fig. 7 Propagation Delay vs. Ambient Temperature 11 13 15 Fig. 8 Rise and Fall Times vs. Ambient Temperature 100 30 VCC = 3.3V VCC = 3.
PAGE 8
HCPL062N 3.3V Dual Channel High Speed-10 MBit/s Logic Gate Optocouplers Typical Performance Curves (Continued) Fig. 9 Low Level Output Voltage vs. Ambient Temperature VOL – LOW LEVEL OUTPUT VOLTAGE (V) 0.6 VCC = 3.3V 0.5 IO = 13mA IF = 5mA 0.4 0.3 0.2 0.1 0.0 -40 -20 0 20 40 60 80 100 TA – AMBIENT TEMPERATURE (˚C) 8 HCPL062N Rev. 1.0.0 www.fairchildsemi.
PAGE 9
Fig. 10 Test Circuit and Waveforms for tPLH, tPHL, tr and tf ≤3mm spacing Pulse Gen. ZO = 50 Ω tf = tr = 5 ns Dual Channel 1 VCC 8 RL 2 7 3 6 4 5 0.1µF Bypass RM t PHL Output VO Monitoring Node t PLH Output (VO ) CL* GND I F = 3.75 mA Input (I F) +3.3V IF Input Monitoring Node I F = 7.5 mA 1.5 V 90% Output (VO ) 10% tf tr Fig. 11 Test Circuit and Waveforms for Common Mode Transient Immunity ≤3mm spacing IF Dual Channel B A +3.3V VCC 8 1 RL 2 7 3 6 VFF GND 4 0.
PAGE 10
HCPL062N 3.3V Dual Channel High Speed-10 MBit/s Logic Gate Optocouplers Footprint 8-Pin Small Outline 0.024 (0.61) 0.060 (1.52) 0.275 (6.99) 0.155 (3.94) 0.050 (1.27) 10 HCPL062N Rev. 1.0.0 www.fairchildsemi.
PAGE 11
HCPL062N 3.3V Dual Channel High Speed-10 MBit/s Logic Gate Optocouplers Ordering Information Option No Suffix Order Entry Identifier Description HCPL062N Shipped in tubes (50 units per tube) R1 HCPL062NR1 Tape and Reel (500 units per reel) R2 HCPL062NR2 Tape and Reel (2500 units per reel) Marking Information 1 62N X YY S 3 2 5 4 Definitions 1 Fairchild logo 2 Device number 3 One digit year code, e.g.
PAGE 12
8.0 ± 0.10 3.50 ± 0.20 2.0 ± 0.05 Ø1.5 MIN 4.0 ± 0.10 0.30 MAX 1.75 ± 0.10 5.5 ± 0.05 12.0 ± 0.3 8.3 ± 0.10 5.20 ± 0.20 Ø1.5 ± 0.1/-0 6.40 ± 0.20 0.1 MAX User Direction of Feed Reflow Profile 300 260°C 280 260 >245°C = 42 Sec 240 220 200 180 °C Time above 183°C = 90 Sec 160 140 120 1.822°C/Sec Ramp up rate 100 80 60 40 33 Sec 20 0 0 60 120 180 270 360 Time (s) 12 HCPL062N Rev. 1.0.0 www.fairchildsemi.com HCPL062N 3.
PAGE 13
TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ® ACEx Across the board. Around the world.