Manualshelf

Datasheet

ManualsBrandsFAIRCHILD SEMICONDUCTOR ManualsLogic ICsLogic IC - Buffer, driver US 8
1234567
© 2005 Fairchild Semiconductor Corporation DS500494 www.fairchildsemi.com
July 2001
Revised November 2005
NC7NZ34 TinyLogic
UHS Triple Buffer
NC7NZ34
TinyLogic
UHS Triple Buffer
General Description
The NC7NZ34 is a triple buffer from Fairchild’s Ultra High
Speed Series of TinyLogic
in the space saving US8 pack-
age. The device is fabricated with advanced CMOS tech-
nology to achieve ultra high speed with high output drive
while maintaining low static power dissipation over a very
broad V
CC
operating range. The device is specified to
operate over the 1.65V to 5.5V V
CC
range. The inputs and
outputs are high impedance when V
CC
is 0V. Inputs toler-
ate voltages up to 7V independent of V
CC
operating volt-
age.
Features
■ Space saving US8 surface mount package
■ MicroPak
Pb-Free leadless package
■ Ultra High Speed: t
PD
2.4 ns Typ into 50 pF at 5V V
CC
■ High Output Drive: ±24 mA at 3V V
CC
■ Broad V
CC
Operating Range: 1.65V to 5.5V
■ Power down high impedance inputs/outputs
■ Overvoltage tolerant inputs facilitate 5V to 3V translation
Ordering Code:
Pb-Free package per JEDEC J-STD-020B.
Logic Symbol
IEEE/IEC
Pin Descriptions
Function Table
Y = A
H = HIGH Logic Level
L = LOW Logic Level
Connection Diagrams
(Top View)
Pin One Orientation Diagram
AAA represents Product Code Top Mark - see ordering code
Note: Orientation of Top Mark determines Pin One location. Read the top
product code mark left to right, Pin One is the lower left pin (see diagram).
Pad Assignments for MicroPak
(Top Thru View)
TinyLogic is a registered trademark of Fairchild Semiconductor Corporation. MicroPak is a trademark of Fairchild Semiconductor Corporation.
Product
Package Description Supplied AsOrder Package Code
Number Number Top Mark
NC7NZ34K8X MAB08A NZ34 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide 3k Units on Tape and Reel
NC7NZ34L8X MAC08A P9 Pb-Free 8-Lead MicroPak, 1.6 mm Wide 5k Units on Tape and Reel
Pin Names Description
A
1
, A
2
, A
3
Data Inputs
Y
1
, Y
2
, Y
3
Output
Input Output
AY
LL
HH
■ Proprietary noise/EMI reduction circuitry implemented

Summary of content (7 pages)