Data Sheet

FSC-BT836B
Shenzhen Feasycom Technology Co.,LTD www.feasycom.com
1.Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD
Figure 5: SPI timing diagram - master mode
5.2.2 I
2
S characteristics