User Guide

ManualsBrandsFic ManualsOthera440

Hardware Functional Overview

FIC A440 Series Service Manual 4-1

Chapter

4.1

4.14.1

4.1

Overview

OverviewOverview

Overview

The FIC A440 Series consist of several major functions and subsystems (see Figure 4-1)

including:

•

System Processor – implemented on the motherboard using Intel Pentium-III or

Mobile Celeron with Socket 370 FC-PGA packaging at 100MHz system bus speed.

•

System North Bridge Core Logic – implemented on the motherboard using the VIA

ProMedia VT8601 chipset which integrates the following:

- Trident CyberBladei1 AGP 3D Graphics Accelerator

- Advanced System Memory Controller

•

System South Bridge Core Logic – implemented on the motherboard using the VIA

VT82686A PCI-to-ISA chipset which integrates the following:

- Enhanced IDE Interface for HDD, CD-ROM, and IDE Device Bay

- SoundBlaster/DirectSound AC97 Digital Audio Controller

- USB Interface for the external USB port

- Super I/O

•

Clock Frequency Generator – implemented on the motherboard using the ICWork

W156 clock generator chip.

•

Cache Memory Subsystem – implemented on-die on the Intel Mobile CPU.

•

Video Subsystem – integrated on the VIA VT8601 North Bridge chip using Trident

CyberBladei1 and on the LCD Panel for supporting the LCD and CRT.

•

PCMCIA Subsystem – implemented on the motherboard using the Texas Instrument

(TI) 1225 PCMCIA controller chip.

•

Audio Subsystem – integrated on the VIA South Bridge chip.

•

Keyboard and Pointing Device Subsystem – implemented on the AIO board, the

Keyboard assembly, and the Glidepad assembly.

•

I/O Subsystem – integrated on the VIA South Bridge chip.

•

LAN and Modem Feature Card – implemented on the motherboard via the mini-PCI

bus module socket.

•

Port Bar – implemented on the motherboard and the Port Bar assembly.

•

Power Subsystem – implemented on the DC-DC board, LCD Inverter Board, Battery

Pack, and AC adapter.

•

Micro-P Subsystem – implemented on the motherboard using PIC 16C62A.

Summary of content (15 pages)

PAGE 1
4 Chapter Hardware Functional Overview 4.1 Overview The FIC A440 Series consist of several major functions and subsystems (see Figure 4-1) including: • System Processor – implemented on the motherboard using Intel Pentium-III or Mobile Celeron with Socket 370 FC-PGA packaging at 100MHz system bus speed.
PAGE 2
Hardware Functional Overview 4.2 4.2 System Hardware Block Diagram Intel Mobile Pentium-III or Celeron CPU PC100 SDRAM SODIMM x 2 CRT VIA VT8601 North Bridge w/ integrated VGA AGP TV Encoder TV LCD Socket 0 Ethernet LAN (mini-PCI) TI PCI1225 (PCMCIA) Socket 1 PCMCIA Bus PCI Bus Card Power Line-In Integrated S/W Modem AC97 Codec AC-97 MC-97 BIOS 32PLCC USB AMP Speakers VIA VT82C686A South Bridge w/ integrated Super I/O, Audio HDD MIC ISA Bus Ext/ K/B Serial port Int.
PAGE 3
Hardware Functional Overview 4.
PAGE 4
Hardware Functional Overview The integrated L2 cache is designed to help improve performance, and it complements the system bus by providing critical data faster and reducing total system power consumption. The mobile Pentium III processor’s 64-bit wide Gunning Transceiver Logic (GTL+) system bus provides a glue-less, point-to-point interface for an I/O bridge/memory controller, and is compatible with the 440BX AGPset, 440ZX-M AGPset, and the 440MX Chipset.
PAGE 5
Hardware Functional Overview • • • • • Power Management Capabilities Optimized for 32-bit applications running on advanced 32-bit operating systems. Uses Flip-Chip Pin Grid Array (FC-PGA) Package. The FC-PGA uses the same 370-pin zero insertion force socket (PGA370) as the PPGA. Thermal solutions are attached directly to the back of the processor core package without the use of a thermal plate or heat speader.
PAGE 6
Hardware Functional Overview • • • • • • 4-6 - 66 / 100 / 133MHz CPU Front Side Bus (FSB) Operation High Integration - Single chip implementation for 64-bit Slot-1 and Socket-370 CPUs, 64-bit system memory, 32-bit PCI with integrated 2D / 3D GUI accelerator - Apollo ProMedia Chipset: VT8601 system controller and VT82C686A PCI to ISA bridge - Chipset includes dual UltraDMA-33/66 EIDE, AC-97 link, 4 USB ports, integrated Super-I/O, hardware monitoring, keyboard/mouse interfaces, and RTC/CMOS High Perfo
PAGE 7
Hardware Functional Overview • • • • • • • - Supports 2 to 8 MB of Frame Buffer - Real Time DVD MPEG-2 and AC-3 Playback - Video Processor - I2C Serial Interface - Integrated 24-bit 230MHz True Color DAC - Extended Screen Resolutions up to 1600x1200 - Extended Text Modes 80 or 132 columns by 25/30/43/60 rows - DirectX 6 and OpenGL ICD API Graphics Performance - Sustained 1M polygon/second and 100M pixel/second - 30fps DVD playback of 9.
PAGE 8
Hardware Functional Overview 4.5.2 VT82C686A Features The VT82C686A PSIPC (PCI Super-I/O Integrated Peripheral Controller) is a highintegration, high performance, power-efficient, and high compatibility device that supports Intel and non-Intel based processor to PCI bus bridge functionality to make a complete Microsoft PC99-compliant PCI/ISA system.
PAGE 9
Hardware Functional Overview • • • • • - Hardware assisted FM synthesis for legacy compatibility - Direct two game ports and one MIDI port interface - Complete software driver support for Windows-95/98/2000 and Windows NT Voltage, Temperature, Fan Speed Monitor and Controller - Five positive voltage (one internal), three temperature (one internal) and two fanspeed monitoring - Programmable control, status, monitor and alarm for flexible desktop management - Automatic clock throttling with integrated te
PAGE 10
Hardware Functional Overview - • • • • 4.6 Microsoft Windows 98, Windows NT, Windows 95 and plug and play BIOS compliant Integrated I/O APIC (Advanced Peripheral Interrupt Controller) (CG Silicon) Built-in NAND-tree pin scan test capability 0.35um, 3.3V, low power CMOS process Single chip 27x27 mm, 352 pin BGA Clock Frequency Generator The notebook utilizes the ICWORK chip to supply the system clock needed to run the computer. The following are the available clock frequencies: • • • • • 4.
PAGE 11
Hardware Functional Overview 4.9 System BIOS The notebook utilizes the Phoenix BIOS 4.0 Release 6.0 (Basic I/O System) that contains both the main system BIOS and the VGA BIOS with Shadow BIOS capability. It utilizes Flash EPROM BIOS that allows instant erasing and programming without replacing the EPROM chip. The BIOS is stored in a 32-pin PLCC package FLASH ROM 29EE020 120ns with 4Mbit size and is mounted into the motherboard.
PAGE 12
Hardware Functional Overview • • • • • • • • • • • • • • • • • • • • • • • 1997 PC Card Standard Compliant PC99 Compliant 3.3V Core Logic with Universal PCI Interfaces Compatible with 3.3V and 5V PCI Signaling Environments Mix and Match 5V/3.3V 16-bit PC Cards and 3.
PAGE 13
Hardware Functional Overview module on the system top cover assembly and a pre-programmed Mitsubishi 38867M8 microcontroller that interfaces the mouse device to the Motherboard. The touchpad module is connected to audio board through a 6-pin FPC cable. An external PS/2 port also supports the use of an external PS/2 compatible mouse where the system automatically detects on system power up and runs both internal and external mouse simultaneously.
PAGE 14
Hardware Functional Overview 4.16 Power Subsystem The Power Subsystem consists of the following major sections: 4.16.1 AC Power Adapter The computer is equipped with a 50W universal AC power adapter that converts AC voltage (100 to 240VAC, 47 to 63Hz) into DC voltage used to operate the notebook and charge the batteries. 4.16.
PAGE 15
Hardware Functional Overview 4.17 MicroMicro-P Subsystem (PIC(PIC-16C62A) The micro controller PIC16C62A acts as a supplement for the power management control. It supports many functions via the SMBus interface. The system communicates with the PIC16C62A via the SMBus interface. The SMBus host (M38867) should be first initialized before starting the transaction. The following is the procedure for system communication with PIC16C62A: 1. 2. 3. 4. 5. 6. 7. 8.