- General Electric Computer Accessories User Manual

GEH-6385 Reference and Troubleshooting, 2300 V Drives Chapter 2 Faults and Troubleshooting •
••
• 2-9
No. Name Type Description
36
BICM card clock
fail
Trip
The BICM card clock fail trip fault occurs when FPGA logic on the BICM
cannot detect the presence of either one of its clock signals. One of the clocks
it is looking for is generated by a crystal on the BICM itself and the other is
transmitted via the rack backplane from DSPX.
Primary causes:
Card or connector failure.
Possible board failures:
BICM
DSPX
CABP (Backplane)
37
Rack pwr supply
lost
Trip
The Rack pwr supply lost trip fault occurs when logic on the BICM cannot
detect the presence of one of the power supplies being generated by RAPA.
The power supplies monitored include P5, P15, N15 and I24. These supplies
are distributed via the backplane to control cards including BICM. I24 is also
brought to ATBA for use in customer I/O.
Primary causes:
Short across one of the monitored power supplies
Power supply module failure
Possible board failures:
BICM
RAPA
CABP (Backplane)
38 DC bus imbalance Trip The DC bus imbalance trip fault occurs when the magnitude of the upper and
lower half of the DC bus circuits in the bridge differ by more than 10% of
nominal. A typical Nominal DC bus voltage would be 3500V so a difference of
around 350V would trigger this trip fault.
If the fault occurs immediately after but not during a DC bus charge cycle
completes then a ground fault in the input section of the drive should be
suspected. Check the transformer secondary windings and the input line filter
assemblies for a ground.
Primary causes:
One or more failed bleeder resistors (BRES1-6).
A ground fault in the input rectifier section
A ground fault in a transformer secondary winding.
39
DC pos bus over
volt
Trip
The DC pos bus over volt trip fault is hardware generated. The trip fault
occurs when the positive DC link voltage is too large.
Possible board failures:
FOSA
DSPX
40
DC neg bus over
volt
Trip
The DC neg bus over volt trip fault is hardware generated. The trip fault
occurs when the negative DC link voltage is too large.
Possible board failures:
FOSA
DSPX
41 DC bus over
voltage
Trip The DC bus over voltage trip fault occurs when the DC link voltage feedback
(variable DC bus voltage) is too large.
The main purpose of the trip fault is to detect excessive and potentially
dangerous DC link voltages. When the over voltage condition is detected the
power bridge is shut off immediately.
Possible board failures:
FOSA
DSPX