User's Manual
Table Of Contents
- Contents
- Tables
- Figures
- 1 Introduction
- 2 Interface Characteristics
- 2.1 Application Interface
- 2.2 RF Antenna Interface
- 2.3 Sample Application
- 3 Operating Characteristics
- 3.1 Operating Modes
- 3.2 Power Up/Power Down Scenarios
- 3.3 Power Saving
- 3.4 Power Supply
- 3.5 Operating Temperatures
- 3.6 Electrostatic Discharge
- 3.7 Blocking against RF on Interface Lines
- 3.8 Reliability Characteristics
- 4 Mechanical Dimensions, Mounting and Packaging
- 5 Regulatory and Type Approval Information
- 6 Document Information
- 7 Appendix
Cinterion
®
ELS61-AUS Hardware Interface Description
3.2 Power Up/Power Down Scenarios
73
ELS61-AUS_HID_v00.031 2016-06-03
Confidential / Preliminary
Page 57 of 102
Please note that the ON signal is an edge triggered signal. This implies that a milli-second high
pulse on the signal line suffices to almost immediately switch on the module, as shown in Fig-
ure 32. After module startup the ON signal should always be set to low to prevent possible back
powering at this pad.
Figure 32: ON timing
3.2.2 Restart ELS61-AUS
After startup ELS61-AUS can be re-started as described in the following sections:
• Software controlled reset by AT+CFUN command: Starts Normal mode (see Section
3.2.2.1).
• Hardware controlled reset by EMERG_RST line: Starts Normal mode (see Section 3.2.2.2).
3.2.2.1 Restart ELS61-AUS via AT+CFUN Command
To reset and restart the ELS61-AUS module use the command AT+CFUN. See [1] for details.
BATT+
ON
EMERG_RST
V180
VCORE
VDDLP
Rising edge only starts up the module
>100ms