Data Sheet

5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ANT Tuner
LENG PENG XXX XXX
VREG_L5_1P8
3V8_BB
MIPI_RF1_SCLK[39,9]
MIPI_RF1_SDATA[39,9]
Model Name:
Prepare:
File No.:
Rev:
Date:
Page:
of
Part Name:
Hytera Communications Co.Ltd.
Check:
Approve:
A01
58 68
Friday, May 10, 2019
FGU-PLL/DAC
<orgaddr2>
PD600 UmModel Name:
Prepare:
File No.:
Rev:
Date:
Page:
of
Part Name:
Hytera Communications Co.Ltd.
Check:
Approve:
A01
58 68
Friday, May 10, 2019
FGU-PLL/DAC
<orgaddr2>
PD600 UmModel Name:
Prepare:
File No.:
Rev:
Date:
Page:
of
Part Name:
Hytera Communications Co.Ltd.
Check:
Approve:
A01
58 68
Friday, May 10, 2019
FGU-PLL/DAC
<orgaddr2>
PD600 Um
XS8001
10F00218011_P
1
U8001
QM13126
RF1
1
RF2
2
GND
3
SDATA
4
SCLK
5
VDD
6
VIO
7
IDO
8
RF4
9
RF3
10
RFC1
11
RFC2
12
C8006
NC
C8001
2.2nH
R80040
XS8004
10F00218011_P
1
C8003
2.2nH
XS8003
10F00218011_P
1
R8003 0
C8004
NC
XS8002
10F00218011_P
1
R8005 0
R8001 0
C8007
NC
C8002
2.2nH
C8005
NC
R80020