User's Manual

AMPAK Technology Inc. www.ampak.com.tw Proprietary & Confidential Information

Doc. NO:

7. External clock reference

External LPO signal characteristics

Parameter LPO Clock Units

Nominal input frequency 32.768 kHz

Frequency accuracy



ppm

Duty cycle 30 - 70 %

Input signal amplitude 1600 to 3300

mV, p-p

Signal type Square-wave or sine-wave

Input impedance

>100k



Clock jitter (integrated over 300Hz – 15KHz) <1 Hz

7.1 SDIO Pin Description

The WL-211 supports SDIO version 1.2 for both 1-bit (25 Mbps), 4-bit modes (100 Mbps),

and high speed 4-bit (50 MHz clocks – 200 Mbps). It has the ability to stop the SDIO clock

and map the interrupt signal into a GPIO pin. This ‘out-of-band’ interrupt signal notifies the

host when the WLAN device wants to turn on the SDIO interface. The ability to force the

control of the gated clocks from within the WLAN chip is also provided.

※ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)

※ Function 1 Backplane Function to access the internal System On Chip (SOC)

address space (Max BlockSize / ByteCount = 64B)

※ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max

BlockSize / ByteCount = 512B)

SDIO Pin Description

SD 4-Bit Mode SD 1-Bit Mode SPI Mode

DATA0

Data Line 0 DATA

Data Line DO Data Output

DATA1

Data Line 1 or

Interrupt

IRQ Interrupt IRQ Interrupt

DATA2

Data Line 2 or

Read Wait

RW Read Wait NC Not Used

DATA3

Data Line 3 NC Not Used CS Card Select

CLK Clock CLK Clock SCLK

Clock

CMD Command Line CMD Command Line DI Data Input

Only for TPV.