User Manual

ManualsBrandsIEI Integration ManualsHardwareiQ7-US15W

IQ7 Design Guide

Page i

IEI Technology Corp.

User Manual

IQ7 Design Guide

IQ7 Design Guide for IQ7-US15W and IQ7-DB-MITX

Rev. 1.01 – 22 July, 2009

Summary of content (139 pages)

PAGE 1
IQ7 Design Guide IEI Technology Corp. IQ7 Design Guide IQ7 Design Guide for IQ7-US15W and IQ7-DB-MITX User Manual Page i Rev. 1.
PAGE 2
IQ7 Design Guide Revision Date Version Changes 22 July, 2009 1.01 Various updates and changes 19 May, 2009 1.
PAGE 3
IQ7 Design Guide Copyright COPYRIGHT NOTICE The information in this document is subject to change without prior notice in order to improve reliability, design and function and does not represent a commitment on the part of the manufacturer. In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.
PAGE 4
IQ7 Design Guide Table of Contents 1 IQ7-US15W INTRODUCTION.................................................................................... 1 1.1 IQ7-US15W .............................................................................................................. 2 1.2 BENEFITS ................................................................................................................... 2 1.3 FEATURES ..............................................................................................
PAGE 5
IQ7 Design Guide 4.2.1 ATX Power Connector ..................................................................................... 29 4.2.2 Backlight Inverter Connector .......................................................................... 30 4.2.3 CompactFlash® Slot........................................................................................ 31 4.2.4 Digital I/O Connector ...................................................................................... 32 4.2.5 Fan Connector .............
PAGE 6
IQ7 Design Guide 4.4.6 TTL Voltage Selection ...................................................................................... 66 4.4.7 SATA & Graphics Settings ............................................................................... 66 4.4.8 TTL Enabled/Disable ....................................................................................... 67 5 INSTALLATION ......................................................................................................... 68 5.
PAGE 7
IQ7 Design Guide 6.5.4 Removable Drives .......................................................................................... 108 6.5.5 CD/DVD Drives ............................................................................................. 109 6.6 SECURITY ............................................................................................................... 109 6.7 CHIPSET ..................................................................................................................
PAGE 8
IQ7 Design Guide List of Figures Figure 1-1: IQ7-US15W IQ7 Design Guide....................................................................................2 Figure 1-2: Connectors ..................................................................................................................3 Figure 1-3: IQ7-US15W Dimensions (mm) ...................................................................................4 Figure 1-4: Data Flow Diagram...............................................................
PAGE 9
IQ7 Design Guide Figure 4-18: SATA Power Connector Locations .......................................................................49 Figure 4-19: Serial Port Connector Locations ...........................................................................51 Figure 4-20: TTL Connector Location.........................................................................................52 Figure 4-21: USB Connector Locations......................................................................................
PAGE 10
IQ7 Design Guide List of Tables Table 1-1: Technical Specifications..............................................................................................6 Table 2-1: Peripheral Interface Connectors .................................................................................8 Table 2-2: QSeven Connector .....................................................................................................13 Table 2-3: IDE Connector..................................................................
PAGE 11
IQ7 Design Guide Table 4-26: USB Connector Pinouts ...........................................................................................61 Table 4-27: VGA Connector Pinouts...........................................................................................61 Table 4-28: Jumpers .....................................................................................................................62 Table 4-29: AT/ATX Mode Selection ..................................................................
PAGE 12
IQ7 Design Guide BIOS Menus BIOS Menu 1: Main .......................................................................................................................76 BIOS Menu 2: Advanced ..............................................................................................................77 BIOS Menu 3: CPU Configuration ...............................................................................................78 BIOS Menu 4: IDE Configuration.................................................
PAGE 13
IQ7 Design Guide Chapter 1 1 IQ7-US15W Introduction Page 1
PAGE 14
IQ7 Design Guide 1.1 IQ7-US15W Figure 1-1: IQ7-US15W IQ7 Design Guide The IQ7-US15W is a QSeven CPU Module with a 1.1 GHz Intel® Atom™ Z510 or 1.6 GHz Intel® Atom™ Z530 CPU. The IQ7-US15W is designed for applications that require fanless operation. The low power CPUs don't require active cooling and stay within specified heat range using the included cooling solution.
PAGE 15
IQ7 Design Guide Standard API software interface for embedded features 1.3 Features Some of the IQ7-US15W motherboard features are listed below: QSeven form factor RoHS compliant PCIe x1 expansion Includes 1.0 GB DDR2 1.4 Connectors The connectors on the IQ7-US15W are shown in the figure below. Figure 1-2: Connectors 1.5 Dimensions The main dimensions of the IQ7-US15W are shown in the diagram below.
PAGE 16
IQ7 Design Guide Figure 1-3: IQ7-US15W Dimensions (mm) Page 4
PAGE 17
IQ7 Design Guide 1.6 Data Flow Figure 1-4 shows the data flow between the system chipset, the CPU and other 5 components installed on the motherboard. 1.1 GHz Intel® Atom™ Z510 1.6 GHz Intel® Atom™ Z530 FSB Intel® US-15W SDVO DDR2 18/24-bit LVDS 2 x PCIe x1 LPC High Definition Audio 1.0 GB DDR2 CPLD EPM570T100 QSeven Connector SPI Flash SDIO/MMC 8 x USB FWH Flash LPC IDE FPC connector SMBUS Smart Fan Control H/W Monitor Winbond W83L784 H/W Monitor Figure 1-4: Data Flow Diagram 1.
PAGE 18
IQ7 Design Guide Specification IQ7-US15W Socket Embedded CPU Supported 1.1 GHz Intel® Atom™ Z510, 1.6 GHz Intel® Atom™ Z530 Front Side Bus (FSB) 400 MHz, 533 MHz System Chipset Intel® US-15W Memory 1.
PAGE 19
IQ7 Design Guide Chapter 2 2 IQ7-US15W Connector Pinouts Page 7
PAGE 20
IQ7 Design Guide 2.1 Peripheral Interface Connectors This chapter gives an overview of all the connectors on the IQ7-US15W and their pin definitions. 2.2 Layout Figure 2-1 shows the on-board peripheral connectors, rear panel peripheral connectors 5 and on-board jumpers. Figure 2-1: Connector and Jumper Locations 2.3 Connector Pinouts Table 2-1 shows a list of the peripheral interface connectors on the IQ7-US15W. Detailed descriptions of these connectors can be found below.
PAGE 21
IQ7 Design Guide Internal peripheral connectors are found on the motherboard and are only accessible when the motherboard is outside of the chassis. This section has complete descriptions of all the internal, peripheral connectors on the IQ7-US15W. 2.3.1 QSeven Connector CN Label: J1 CN Type: QSeven connector CN Location: See Figure 2-2 CN Pinouts: See Table 2-2 5 5 Provides the interface for all the connectors.
PAGE 22
IQ7 Design Guide Pin Description Pin Description 13 GBE_LINK# 14 GBE_ACT# 15 GBE_CTREF 16 SUS_S5# 17 WAKE# 18 SUS_S3# 19 SUS_STAT# 20 PWRBTN# 21 SLP_BTN# 22 LID_BTN# 23 GND 24 GND KEY KEY 25 GND 26 PWGIN 27 BATLOW# 28 RSTBTN# 29 SATA0_TX+ 30 SATA1_TX+ 31 SATA0_TX- 32 SATA1_TX- 33 SATA_ACT# 34 GND 35 SATA0_RX+ 36 SATA1_RX+ 37 SATA0_RX- 38 SATA1_RX- 39 GND 40 GND 41 BIOS_DISABLE# 42 SDIO_CLK# 43 SDIO_CD# 44 SDIO_LED 45 SDIO_CMD 46 SDIO_W
PAGE 23
IQ7 Design Guide Pin Description Pin Description 75 USB_P7- 76 USB_P6- 77 USB_P7+ 78 USB_P6+ 79 USB_6_7_OC# 80 USB_4_5_OC# 81 USB_P5- 82 USB_P4- 83 USB_P5+ 84 USB_P4+ 85 USB_2_3_OC# 86 USB_0_1_OC# 87 USB_P3- 88 USB_P2- 89 USB_P3+ 90 USB_P2+ 91 USB_HOST_PRES# 92 USB_HC_SEL 93 USB_P1- 94 USB_P0- 95 USB_P1+ 96 USB_P0+ 97 GND 98 GND 99 LVDS_A0+ 100 LVDS_B0+ 101 LVDS_A0- 102 LVDS_B0- 103 LVDS_A1+ 104 LVDS_B1+ 105 LVDS_A1- 106 LVDS_B1- 107 LVDS_
PAGE 24
IQ7 Design Guide Pin Description Pin Description 139 SDVO_GREEN- 140 SDVO_FLDSTALL- 141 GND 142 GND 143 SDVO_BLUE+ 144 SDVO_TVCLKIN+ 145 SDVO_BLUE- 146 SDVO_TVCLKIN- 147 GND 148 GND 149 SDVO_RED+ 150 SDVO_CTRL_DAT 151 SDVO_RED- 152 SDVO_CTRL_CLK 153 HDMI_HPD# 154 DP_HPD# 155 PCIE_CLK_REF+ 156 PCIE_WAKE# 157 PCIE_CLK_REF- 158 PCIE_RST# 159 GND 160 GND 161 PCIE3_TX+ 162 PCIE3_RX+ 163 PCIE3_TX- 164 PCIE3_RX- 165 GND 166 GND 167 PCIE2_TX+ 168 PCIE2_
PAGE 25
IQ7 Design Guide Pin Description Pin Description 203 RSVD 204 MFG_NC4 205 VCC_5V_SB 206 VCC_5V_SB 207 MFG_NC0 208 MFG_NC2 209 MFG_NC1 210 MFG_NC3 211 VCC 212 VCC 213 VCC 214 VCC 215 VCC 216 VCC 217 VCC 218 VCC 219 VCC 220 VCC 221 VCC 222 VCC 223 VCC 224 VCC 225 VCC 226 VCC 227 VCC 228 VCC 229 VCC 230 VCC Table 2-2: QSeven Connector 2.3.
PAGE 26
IQ7 Design Guide Figure 2-3: IDE Connector Pin Description 1 NC 2 NC 3 IDERST 4 GND 5 D7 6 D8 7 D6 8 D9 9 D5 10 D10 11 D4 12 D11 13 D3 14 D12 15 D2 16 D13 17 D1 18 D14 19 D0 20 D15 21 GND 22 DMARQ Page 14
PAGE 27
IQ7 Design Guide Pin Description 23 GND 24 IOW# 25 IOR# 26 GND 27 IORDY 28 GND 29 DMACK# 30 IRQ 31 ADD1 32 CBLIB# 33 ADD0 34 ADD2 35 CS0 36 CS1 37 DASP 38 3.3V 39 3.
PAGE 28
IQ7 Design Guide Chapter 3 3 IQ7-DB-MITX Introduction Page 16
PAGE 29
IQ7 Design Guide 3.1 Introduction Figure 3-1: IQ7-DB-MITX The IQ7-DB-MITX is a MiniITX baseboard for a QSeven CPU module. The QSeven standard specifies a TDP less than 12 W, ideal for low power, fanless applications. The CPU and chipset are both a part of the CPU module, and the baseboard provides all the connectors. Three SATA ports, a 44-pin IDE connection and a CompactFlash® card slot provide storage capabilities.
PAGE 30
IQ7 Design Guide Operating reliably in harsh industrial environments up to 70°C The system is always available and will reboot if the system crashes Powerful processor options are ideal for computing intensive applications 3.
PAGE 31
IQ7 Design Guide 3.4 Connectors The connectors on the IQ7-DB-MITX are shown in the figure below.
PAGE 32
IQ7 Design Guide Figure 3-3: Rear Panel Connectors 3.5 Dimensions The main dimensions of the IQ7-DB-MITX are shown in the diagram below.
PAGE 33
IQ7 Design Guide Figure 3-4: IQ7-DB-MITX Dimensions (mm) Page 21
PAGE 34
IQ7 Design Guide The external peripheral interface connectors are shown below.
PAGE 35
IQ7 Design Guide 3.6 Data Flow Figure 1-4 shows the data flow between the system chipset, the CPU and other 5 components installed on the motherboard.
PAGE 36
IQ7 Design Guide 3.7 Technical Specifications IQ7-DB-MITX technical specifications are listed in Table 1-1.
PAGE 37
IQ7 Design Guide Specification IQ7 Design Guide Operating temperature -20ºC ~ 70ºC (requires cooler and silicone heat sink paste) Humidity 0% ~ 95% (non-condensing) Physical Specifications Dimensions 170 mm x 170 mm Weight GW/NW 700 g x 350 g Table 3-1: Technical Specifications Page 25
PAGE 38
IQ7 Design Guide Chapter 4 4 IQ7-DB-MITX Connector Pinouts Page 26
PAGE 39
IQ7 Design Guide 4.1 Peripheral Interface Connectors Section 4.1.2 shows peripheral interface connector locations. Section 4.1.2 lists all the peripheral interface connectors seen in Section 4.1.2. 4.1.1 Layout Figure 2-1 shows the on-board peripheral connectors, rear panel peripheral connectors 5 and on-board jumpers.
PAGE 40
IQ7 Design Guide 4.1.2 Peripheral Interface Connectors Table 2-1 shows a list of the peripheral interface connectors on the IQ7-DB-MITX. 5 Detailed descriptions of these connectors can be found below.
PAGE 41
IQ7 Design Guide 4.1.3 External Interface Panel Connectors Table 4-2 lists the rear panel connectors on the IQ7-DB-MITX. Detailed descriptions of 5 these connectors can be found in Section 2.1. Connector Type Label Audio connectors Audio jacks AUDIO1 Keyboard and mouse connectors Dual PS/2 CN9 LAN Connector RJ-45 LAN_USB1 LAN_USB2 RS-232 serial port connector D-sub 9-pin male COM1 USB 2.
PAGE 42
IQ7 Design Guide Figure 4-2: ATX Power Connector Pinout Locations Pin Description Pin Description 1 +3.3 V 13 +3.3 V 2 +3.3 V 14 -12 V 3 GND 15 GND 4 +5 V 16 PS-ON 5 GND 17 GND 6 +5 V 18 GND 7 GND 19 GND 8 NC 20 NC 9 +VCC5SB 21 +5 V 10 +12 V 22 +5 V Table 4-3: ATX Power Connector Pinouts 4.2.
PAGE 43
IQ7 Design Guide Figure 4-3: Backlight Inverter Connector Pin Description 1 BRIGHTNESS 2 GND 3 12 V 4 GND 5 BL_EN Table 4-4: Backlight Inverter Connector 4.2.3 CompactFlash® Slot CN Label: CF1 CN Type: CompactFlash® card slot CN Location: See Figure 4-4 A CompactFlash® Type I/II card can be used in this slot.
PAGE 44
IQ7 Design Guide Figure 4-4: CompactFlash® Slot Location 4.2.4 Digital I/O Connector CN Label: DIO1 CN Type: 10-pin header CN Location: See Figure 4-5 CN Pinouts: See Table 4-5 The digital I/O connector provides programmable input and output for external devices. The digital I/O provides 4-bit output and 4-bit input.
PAGE 45
IQ7 Design Guide Figure 4-5: Digital I/O Connector Locations Pin Description Pin Description 1 GND 2 VCC 3 Output 0 4 Output 1 5 Output 2 6 Output 3 7 Input 0 8 Input 1 9 Input 2 10 Input 3 Table 4-5: Digital I/O Connector Pinouts 4.2.5 Fan Connector CN Label: FAN2 CN Type: 3-pin header CN Location: See Figure 4-6 CN Pinouts: See Table 4-6 5 5 Connects to a system cooling fan.
PAGE 46
IQ7 Design Guide Figure 4-6: Fan Connector Location Pin Description 1 Rotation signal 2 +12 V 3 Ground Table 4-6: Fan Connector Pinouts 4.2.6 Front Panel Connector CN Label: F_PANEL1 CN Type: 14-pin header (2x7) CN Location: See Figure 4-7 CN Pinouts: See Table 4-7 5 5 The front panel connector connects to external switches and indicators to monitor and control the motherboard.
PAGE 47
IQ7 Design Guide Figure 4-7: Front Panel Connector Pinout Locations Pin Description Pin Description 1 Power LED+ 2 Speaker+ 3 N/C 4 N/C 5 Power LED- 6 N/C 7 Power Button+ 8 Speaker- 9 Power Button- 10 N/C 11 HDD LED+ 12 Reset+ 13 HDD LED- 14 Reset- Table 4-7: Front Panel Connector Pinouts 4.2.
PAGE 48
IQ7 Design Guide The IDE connector can connect to an IDE hard drive or optical device.
PAGE 49
IQ7 Design Guide Pin Description Pin Description 37 HDC CS0# 38 HDC CS1# 39 HDD ACTIVE# 40 GROUND 41 VCC 42 VCC 43 GROUND 44 N/C Table 4-8: IDE Connector Pinouts 4.2.8 IDE (CPU Module to Baseboard) CN Label: CN6 CN Type: 40-pin flat cable CN Location: See Figure 4-9 CN Pinouts: See Table 4-9 Connects the IDE channel from the CPU module to the baseboard.
PAGE 50
IQ7 Design Guide Pin Description Pin Description 3 N/C 4 N/C 5 Power LED- 6 N/C 7 Power Button+ 8 Speaker- 9 Power Button- 10 N/C 11 HDD LED+ 12 Reset+ 13 HDD LED- 14 Reset- Table 4-9: CPU Module to Baseboard IDE Pinouts 4.2.9 LVDS Connector CN Label: CN7 CN Type: 30-pin crimp (2x15) DF-13, 180°, P=1.25 mm CN Location: See Figure 4-10 CN Pinouts: See Table 4-10 The LVDS connector is for an LCD panel connected to the board.
PAGE 51
IQ7 Design Guide Pin Description Pin Description 3 A_Y0+ 4 A_Y0- 5 A_Y1+ 6 A_Y1- 7 A_Y2+ 8 A_Y2- 9 A_CLK+ 10 A_CLK- 11 N/C 12 N/C 13 GROUND 14 GROUND 15 B_Y0+ 16 B_Y0- 17 B_Y1+ 18 B_Y1- 19 B_Y2+ 20 B_Y2- 21 B_CLK+ 22 B_CLK- 23 N/C 24 N/C 25 GROUND 26 GROUND 27 VCC 28 VCC 29 VCC 30 VCC Table 4-10: LVDS Connector Pinouts 4.2.
PAGE 52
IQ7 Design Guide Figure 4-11: Mini USB Port Location Pin Description 1 +5 V 2 D- 3 D+ 4 NC 5 GND Table 4-11: Mini USB Port Pinouts 4.2.11 PCI Express x1 Slot CN Label: PCIE1 CN Type: PCIe x1 expansion card slot CN Location: See Figure 4-12 5 PCIe x1 expansion devices can be inserted into the PCIe x1 slots.
PAGE 53
IQ7 Design Guide Figure 4-12: PCIe x1 Connector Location Pin Description Pin Description A1 +12v B1 PRSNT#1 A2 +12v B2 +12v A3 RSVD B3 +12v A4 GND B4 GND A5 SMCLK B5 JTAG2 A6 SMDAT B6 JTAG3 A7 GND B7 JTAG4 A8 +3.3v B8 JTAG5 A9 JTAG1 B9 +3.3v A10 3.3 Vaux B10 +3.
PAGE 54
IQ7 Design Guide CN Type: PCIe Mini card slot 52-pin, 90°, P=0.8 mm & 180°, 9.0H CN Location: See Figure 4-13 CN Pinouts: See Table 4-13 5 The PCIe Mini card slot is for installing PCIe Mini expansion cards. Figure 4-13: PCIe Mini Card Slot Location Pin Description Pin Description 1 PCIE_WAKE# 2 VCC3 3 N/C 4 GND 5 N/C 6 1.
PAGE 55
IQ7 Design Guide Pin Description Pin Description 35 GND 36 USBD- 37 N/C 38 USBD+ 39 N/C 40 GND 41 N/C 42 N/C 43 N/C 44 RF_LINK# 45 N/C 46 BLUELED# 47 N/C 48 1.5 V 49 N/C 50 GND 51 N/C 52 VCC3 Table 4-13: PCIe Mini Card Slot Pinouts 4.2.13 Power Button CN Label: SW2 CN Type: Button CN Location: See Figure 4-14 The power button turns the power on and off. Figure 4-14: Power Button Location 4.2.
PAGE 56
IQ7 Design Guide CN Type: QSeven connector, MXM, 230-pin, 90°, P=0.5 mm CN Location: See Figure 4-15 CN Pinouts: See Table 4-14 The QSeven CPU module is installed in this slot.
PAGE 57
IQ7 Design Guide 29 SATA0_TX+ 30 SATA1_TX+ 31 SATA0_TX- 32 SATA1_TX- 33 SATA_ACT# 34 GND 35 SATA0_RX+ 36 SATA1_RX+ 37 SATA0_RX- 38 SATA1_RX- 39 GND 40 GND 41 BIOS_DISABLE# 42 SDIO_CLK# 43 SDIO_CD# 44 SDIO_LED 45 SDIO_CMD 46 SDIO_WP 47 SDIO_PWR# 48 SDIO_DAT1 49 SDIO_DAT0 50 SDIO_DAT3 51 SDIO_DAT2 52 SDIO_DAT5 53 SDIO_DAT4 54 SDIO_DAT7 55 SDIO_DAT6 56 RSVD 57 GND 58 GND 59 HDA_SYNC 60 SMB_CLK 61 HDA_RST# 62 SMB_DAT 63 HDA_BITCLK 64 SMB_ALE
PAGE 58
IQ7 Design Guide 97 GND 98 GND 99 LVDS_A0+ 100 LVDS_B0+ 101 LVDS_A0- 102 LVDS_B0- 103 LVDS_A1+ 104 LVDS_B1+ 105 LVDS_A1- 106 LVDS_B1- 107 LVDS_A2+ 108 LVDS_B2+ 109 LVDS_A2- 110 LVDS_B2- 111 LVDS_PPEN 112 LVDS_BLEN 113 LVDS_A3+ 114 LVDS_B3+ 115 LVDS_A3- 116 LVDS_B3- 117 GND 118 GND 119 LVDS_A_CLK+ 120 LVDS_B_CLK+ 121 LVDS_A_CLK- 122 LVDS_B_CLK- 123 LVDS_BLT_CTRL 124 RSVD 125 LVDS_DID_DAT 126 LVDS_BLC_DAT 127 LVDS_DID_CLK 128 LVDS_BLC_CLK 129 RS
PAGE 59
IQ7 Design Guide 165 GND 166 GND 167 PCIE2_TX+ 168 PCIE2_RX+ 169 PCIE2_TX- 170 PCIE2_RX- 171 EXCD0_PERST# 172 EXCD1_PERST# 173 PCIE1_TX+ 174 PCIE1_RX+ 175 PCIE1_TX- 176 PCIE1_RX- 177 EXCD0_CPPE# 178 EXCD1_CPPE# 179 PCIE0_TX+ 180 PCIE0_RX+ 181 PCIE0_TX- 182 PCIE0_RX- 183 GND 184 GND 185 LPC_AD0 186 LPC_AD1 187 LPC_AD2 188 LPC_AD3 189 LPC_CLK 190 LPC_FRAME# 191 SERIRQ 192 LPC_LDRQ# 193 VCC_RTC 194 SPKR 195 FAN_TACHOIN 196 FAN_PWMOUT 197 GND 198
PAGE 60
IQ7 Design Guide 229 VCC 230 VCC Table 4-14: QSeven Connector Pinouts 4.2.15 Reset Button CN Label: SW1 CN Type: Button CN Location: See Figure 4-16 Press the reset button to reset the system. Figure 4-16: Reset Button Location 4.2.16 SATA Drive Connectors CN Label: S_ATA1, S_ATA2, S_ATA3 CN Type: SATA drive connectors CN Location: See Figure 4-17 5 The SATA connectors can be connected to SATA peripheral devices like hard drives and optical drives.
PAGE 61
IQ7 Design Guide Figure 4-17: SATA Drive Connector Locations 4.2.17 SATA Power Connectors CN Label: CN17, CN21, CN23 CN Type: 4-pin wafer (1x4), 180°, P=2.5 mm CN Location: See Figure 4-18 CN Pinouts: See Table 4-15 The SATA power connectors provide power to connected SATA devices like SATA hard drives or optical drives.
PAGE 62
IQ7 Design Guide Pin Description 1 +5 V 2 GND 3 GND 4 +12 V Table 4-15: SATA Power Connector Pinouts 4.2.18 SDVO Connector CN Label: SDVO1 CN Type: Flat cable CN Pinouts: See Table 4-8 The SDVO connector is an optional extra that can attach to an SDVO graphics card.
PAGE 63
IQ7 Design Guide Pin Description Pin Description 35 SA0 36 SA2 37 HDC CS0# 38 HDC CS1# 39 HDD ACTIVE# 40 GROUND 41 VCC 42 VCC 43 GROUND 44 N/C Table 4-16: IDE Connector Pinouts 4.2.19 Serial Port Connectors CN Label: COM2, COM3, COM4 CN Type: 10-pin box header (2x5), 180°, P=2.5 mm CN Location: See Figure 4-19 CN Pinouts: See Table 4-17 The serial ports provide RS-232 transmission capabilities.
PAGE 64
IQ7 Design Guide Pin Description Pin Description 5 TXD1 6 CTS1 7 DTR1 8 RI1 9 GND1 10 GND1 Table 4-17: Serial Port Connector Pinouts 4.2.20 TTL Connector CN Label: CN16 CN Type: 40-pin crimp (2x20) DF-13, 180°, P=1.25 mm CN Location: See Figure 4-20 CN Pinouts: See Table 4-18 The TTL connector is for an LCD panel connected to the board. Figure 4-20: TTL Connector Location Pin Description Pin Description 1 +3.3V 2 +3.3V 3 GND 4 GND 5 +3.3V 6 +3.
PAGE 65
IQ7 Design Guide Pin Description Pin Description 11 TFT_B2 12 TFT_B3 13 TFT_B4 14 TFT_B5 15 TFT_B6 16 TFT_B7 17 TFT_G0 18 TFT_G1 19 TFT_G2 20 TFT_G3 21 TFT_G4 22 TFT_G5 23 TFT_G6 24 TFT_G7 25 TFT_R0 26 TFT_R1 27 TFT_R2 28 TFT_R3 29 TFT_R4 30 TFT_R5 31 TFT_R6 32 TFT_R7 33 GND 34 GND 35 VOCLK 36 VSYNC 37 VDEN 38 HSYNC 39 SMB_CLK 40 LVDS_BKLT_EN Table 4-18: TTL Connector Pinouts 4.2.
PAGE 66
IQ7 Design Guide Figure 4-21: USB Connector Locations Pin Description Pin Description 1 VCC 2 GND 3 DATA- 4 DATA+ 5 DATA+ 6 DATA- 7 GND 8 VCC Table 4-19: USB Port Connector Pinouts Page 54
PAGE 67
IQ7 Design Guide 4.3 External Interface Connectors Figure 4-22 shows the IQ7-DB-MITX motherboard external interface connectors. The 5 IQ7-DB-MITX on-board external interface connectors are shown in Figure 4-22. Figure 4-22: External Interface Connectors 4.3.1 Audio Connector CN Label: AUDIO1 CN Type: Audio jacks, 14-pin, 90°, P=2.5 mm CN Location: See Figure 4-22 CN Pinouts: See Table 4-20 The audio jacks connect to external audio devices.
PAGE 68
IQ7 Design Guide Figure 4-23: Audio Connector Pin Description Pin Description 1 Ground 2 LMIC1-L 3 NC 4 NC 5 LMIC1-R 22 LFRONT-L 23 NC 24 NC 25 LFRONT-R Table 4-20: Audio Connector Pinouts 4.3.2 Ethernet Connector CN Label: LAN1_USB01, LAN2_USB23 CN Type: RJ-45 CN Location: See Figure 4-22 CN Pinouts: See Table 4-21 5 5 A 10/100/1000 Mb/s connection can be made to a Local Area Network.
PAGE 69
IQ7 Design Guide Figure 4-24: Ethernet Connector The RJ-45 Ethernet connector has two status LEDs, one green and one yellow. The green LED indicates activity on the port and the yellow LED indicates the port is linked. SPEED LED LINK LED Status Description Status Description GREEN ON: 100 MB YELLOW ON: Linked OFF: 10 MB Flashing: Activity Table 4-22: Connector LEDs 4.3.
PAGE 70
IQ7 Design Guide Figure 4-25: PS/2 Connector Pin Description Pin Description 1 KEYBOARD DATA 7 MOUSE DATA 2 NC 8 NC 3 GND 9 GND 4 +5 V 10 +5 V 5 KEYBOARD CLOCK 11 MOUSE DATA 6 NC 12 NC Table 4-23: PS/2 Connectors 4.3.4 Parallel Port Connector CN Label: LPT1 CN Type: D-SUB 25-pin 90° H=31.6 mm CN Location: See Figure 4-22 CN Pinouts: See Table 4-24 The parallel port connects to parallel port device, typically a printer.
PAGE 71
IQ7 Design Guide Pin Description Pin Description 3 DATA 1 16 INITIALIZE 4 DATA 2 17 PRINTER SELECT LN# 5 DATA 3 18 GROUND 6 DATA 4 19 GROUND 7 DATA 5 20 GROUND 8 DATA 6 21 GROUND 9 DATA 7 22 GROUND 10 ACKNOWLEDGE 23 GROUND 11 BUSY 24 GROUND 12 PAPER EMPTY 25 GROUND 13 PRINTER SELECT Table 4-24: Parallel Port Connector Pinouts Figure 4-26: Parallel Port Connector Location 4.3.
PAGE 72
IQ7 Design Guide Pin Description 4 DTR 5 GND 6 DSR 7 RTS 8 CTS 9 RI 10 GND 11 GND Table 4-25: Serial Port Pinouts Figure 4-27: Serial Port Pinout Locations 4.3.6 USB Ports CN Label: LAN1_USB01, LAN2_USB23, USB4_7 CN Type: USB Combo ports CN Location: See Figure 4-22 CN Pinouts: See Table 4-26 5 The USB ports attach to standard USB devices.
PAGE 73
IQ7 Design Guide Pin Description 4 Ground Table 4-26: USB Connector Pinouts 4.3.7 VGA Connector CN Label: CON1 CN Type: D-sub 15-pin female connector CN Location: See Figure 4-22 CN Pinouts: See Figure 4-28 and Table 4-27 5 5 5 The standard 15-pin female VGA connector connects to a CRT or LCD monitor.
PAGE 74
IQ7 Design Guide 4.4 Jumper Settings NOTE: A jumper is a metal bridge that is used to close an electrical circuit. It consists of two metal pins and a small metal clip (often protected by a plastic cover) that slides over the pins to connect them. To CLOSE/SHORT a jumper means connecting the pins of the jumper with the plastic clip and to OPEN a jumper means removing the plastic clip from a jumper.
PAGE 75
IQ7 Design Guide Figure 4–29: Jumpers 4.4.1 AT/ATX Mode Selection Jumper Label: JP8 & SW5 Jumper Type: 6-pin header & switch Jumper Settings: See Table 4-29 & Table 4-30 Jumper Location: See Figure 4–29 5 Set both of the jumpers select AT or ATX power mode for the IQ7 Design Guide. AT power mode limits the system to on/off. ATX allows the system to use various power saving states and enter a standby state, so the system can be turned on remotely over a network.
PAGE 76
IQ7 Design Guide SW5 Description 1-On AT mode 1-Off ATX mode Table 4-30: AT/ATX Mode Selection 4.4.2 Clear CMOS Jumper Jumper Label: JP8 Jumper Type: 3-pin header Jumper Settings: See Table 4-31 Jumper Location: See Figure 4–29 If the IQ7 Design Guide fails to boot due to improper BIOS settings, the clear CMOS jumper clears the CMOS data and resets the system BIOS information.
PAGE 77
IQ7 Design Guide 4.4.3 CompactFlash® Master/Slave Selection Jumper Label: JP4 Jumper Type: 3-pin header Jumper Settings: See Table 4-32 Jumper Location: See Figure 4–29 Sets the CompactFlash® slot as the IDE primary master or primary slave. Pin Description 1-2 Slave 2-3 Master Table 4-32: CompactFlash® Master/Slave Selection 4.4.
PAGE 78
IQ7 Design Guide These settings enable and disabled these devices on the IQ7 Design Guide. SW3 Description 1-On & 2-Off PCIe x1 slot enabled & LAN2 disabled 1-Off & 2-On LAN2 enabled & PCIe x1 slot disabled 3-On & 4-Off LAN1 enabled & PCIe Mini card disabled 3-Off & 4-On PCIe Mini enabled & LAN1 disabled Table 4-34: LAN & PCIe Enable/Disable 4.4.
PAGE 79
IQ7 Design Guide SW4 Description 3-On SATA as master 3-Off SATA as slave 4-On SATA disable 4-Off SATA enabled Table 4-36: LAN & PCIe Enable/Disable 4.4.8 TTL Enabled/Disable Jumper Label: SW5 Jumper Type: Switch Jumper Settings: See Table 4-37 Jumper Location: See Figure 4–29 Disables/enables the TTL connection.
PAGE 80
IQ7 Design Guide Chapter 5 5 Installation Page 68
PAGE 81
IQ7 Design Guide 5.1 Anti-static Precautions WARNING: Failure to take ESD precautions during installation may result in permanent damage to the device and severe injury to the user. Electrostatic discharge (ESD) can cause serious damage to electronic components. Dry climates are especially susceptible to ESD. It is therefore critical to strictly adhere to the following anti-static precautions when any electrical component is handled.
PAGE 82
IQ7 Design Guide WARNING: The installation instructions described in this manual should be carefully followed in order to prevent damage to the product, its components and injury to the user. Before and during the installation please DO the following: Read the user manual: o The user manual provides a complete description of the installation instructions and configuration options. Wear an electrostatic discharge cuff (ESD): o Electronic components are easily damaged by ESD.
PAGE 83
IQ7 Design Guide 5.3 CPU Module Installation WARNING: Only install the QSeven CPU module on a compatible QSeven baseboard like the IQ7-DB-MITX. Attempting to force another CPU card to fit can cause permanent damage to the system. To install the CPU module, refer to Figure 5-1.
PAGE 84
IQ7 Design Guide Figure 5-1: Installing the QSeven CPU Module Step 1: Insert the CPU module into the QSeven slot. Step 2: Press down with the heatsink on top. Step 3: Tighten the screws to hold down the CPU card and the heatsink.
PAGE 85
IQ7 Design Guide Chapter 6 6 BIOS Page 73
PAGE 86
IQ7 Design Guide 6.1 Introduction The BIOS is programmed onto the BIOS chip. The BIOS setup program allows changes to certain system settings. This chapter outlines the options that can be changed. 6.1.1 Starting Setup The AMI BIOS is activated when the computer is turned on. The setup program can be activated in one of two ways. 1. Press the DELETE key as soon as the system is turned on or 2. Press the DELETE key when the “Press Del to enter SETUP” message appears on the screen. 0.
PAGE 87
IQ7 Design Guide Key Function F2 /F3 key Change color from total 16 colors. F2 to select color forward. F10 key Save all the CMOS changes, only for Main Menu Table 6-1: BIOS Navigation Keys 6.1.3 Getting Help When F1 is pressed a small help window describing the appropriate keys to use and the possible selections for the highlighted item appears. To exit the Help Window press ESC or the F1 key again. 6.1.
PAGE 88
IQ7 Design Guide 6.2 Main The Main BIOS menu (BIOS Menu 1) appears when the BIOS Setup program is entered. The Main menu gives an overview of the basic system information. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset System Overview ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ AMIBIOS Version :08.00.15 Build Date :12/18/08 ID: :B137MR10 Exit Use [ENTER], [TAB] or [SHIFT-TAB] to select a field. Use [+] or [-] to configure system time. Processor Intel® Atom CPU Z510 @ 1.
PAGE 89
IQ7 Design Guide o Size: Lists memory size The System Overview field also has two user configurable fields: System Time [xx:xx:xx] Use the System Time option to set the system time. Manually enter the hours, minutes and seconds. System Date [xx/xx/xx] Use the System Date option to set the system date. Manually enter the day, month and year. 6.
PAGE 90
IQ7 Design Guide 6.3.1 CPU Configuration Use the CPU Configuration menu (BIOS Menu 3) to view detailed CPU specifications and configure the CPU. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Exit Configure Advanced CPU Settings Module Version:3F.14 ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Manufacturer :Intel® Intel® Atom CPU Z510 @ 1.10 GHz Frequency :1.
PAGE 91
IQ7 Design Guide 6.3.2 IDE Configuration Use the IDE Configuration menu (BIOS Menu 4) to change and/or set the configuration of the IDE devices installed in the system.
PAGE 92
IQ7 Design Guide 6.3.2.1 IDE Master, IDE Slave Use the IDE Master and IDE Slave configuration menu to view both primary and secondary IDE device details and configure the IDE devices connected to the system. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Primary IDE Master ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Device :Not Detected Type LBA/Large Mode Block (Multi-Sector Transfer) PIO Mode DMA Mode S.M.A.R.T.
PAGE 93
IQ7 Design Guide Async DMA: Indicates the highest Asynchronous DMA Mode that is supported. Ultra DMA: Indicates the highest Synchronous DMA Mode that is supported. S.M.A.R.T.: Indicates whether or not the Self-Monitoring Analysis and Reporting Technology protocol is supported. 32Bit Data Transfer: Enables 32-bit data transfer. Type [Auto] Use the Type BIOS option select the type of device the AMIBIOS attempts to boot from after the Power-On Self-Test (POST) is complete.
PAGE 94
IQ7 Design Guide Î Auto DEFAULT BIOS auto detects the LBA mode control on the specified channel. Block (Multi Sector Transfer) [Auto] Use the Block (Multi Sector Transfer) to disable or enable BIOS to auto detect if the device supports multi-sector transfers. Î BIOS is prevented from using Multi-Sector Transfer on the Disabled specified channel. The data to and from the device occurs one sector at a time.
PAGE 95
IQ7 Design Guide DMA Mode [Auto] Use the DMA Mode BIOS selection to adjust the DMA mode options. Î Auto DEFAULT BIOS auto detects the DMA mode. Use this value if the IDE disk drive support cannot be determined. Î SWDMA0 Single Word DMA mode 0, max transfer rate: 2.1 MB/s Î SWDMA1 Single Word DMA mode 1, max transfer rate: 4.2 MB/s Î SWDMA2 Single Word DMA mode 2, max transfer rate: 8.3 MB/s Î MWDMA0 Multi Word DMA mode 0, max transfer rate: 4.
PAGE 96
IQ7 Design Guide 32Bit Data Transfer [Enabled] Use the 32Bit Data Transfer BIOS option to enables or disable 32-bit data transfers. Î Disabled Î Enabled Prevents the BIOS from using 32-bit data transfers. Allows BIOS to use 32-bit data transfers on supported DEFAULT hard disk drives. 6.3.3 Super IO Configuration Use the Super IO Configuration menu (BIOS Menu 6) to set or change the configurations for the FDD controllers, parallel ports and serial ports.
PAGE 97
IQ7 Design Guide RS-485 Control for SP1 [Disabled] This feature enables Automatic Send Data Control when using the RS-485 communication protocol. This setting is important for half duplex 2-wire operation and can lead to data loss if disabled. Disabled Enabled DEFAULT Serial Port2 Address [2F8] Use the Serial Port2 Address option to select the Serial Port 2 base address.
PAGE 98
IQ7 Design Guide Serial Port4 Address [2E8] Use the Serial Port4 IRQ option to select the interrupt address for serial port 4. Î Disabled No base address is assigned to serial port 4 Î 3F8 Serial port 4 I/O port address is 3F8 Î 2F8 Serial port 4 I/O port address is 2F8 Î 3E8 Serial port 4 I/O port address is 3E8 Î 2E8 DEFAULT Serial port 4 I/O port address is 2E8 Parallel Port Address [378] Use the Parallel Port Address option to select the parallel port base address.
PAGE 99
IQ7 Design Guide Î ECP+EPP The parallel port operates in the extended capabilities port (ECP) mode. The ECP mode supports bi-directional communication between the system and the parallel port device and the transmission rates between the two are much faster than the Normal mode The parallel port is also be compatible with EPP devices described above Parallel Port IRQ [IRQ7] Use the Parallel Port IRQ selection to set the parallel port interrupt address.
PAGE 100
IQ7 Design Guide 6.3.4 Hardware Health Configuration The Hardware Health Configuration menu (BIOS Menu 7) shows the operating temperature, fan speeds and system voltages.
PAGE 101
IQ7 Design Guide Î Thermal Mode The fan adjusts its speed using these settings: TargetTemp Value Tolerance Value Startup Value Stop Value StopTime Value Î Manual Mode DEFAULT The fan spins at the set speed, max speed is at 255, full-off is at 0. TargetTemp [030] WARNING: CPU failure can result if this value is set too high The fan will turn off if the temperature falls below this value.
PAGE 102
IQ7 Design Guide StartUp Value [050] WARNING: CPU failure can result if this value is set too high This is the initial speed of the fan when it first starts spinning. Minimum: 0 Maximum: 127 Stop Value [50] The fan will be turned off when the PWM speed value falls below this setting. When the fan gets this slow, it will just turn off. Minimum: 0 Maximum: 255 StopTime Value [001] Specifies how long it takes for the fan to shut down after it reaches the shut down setting.
PAGE 103
IQ7 Design Guide 6.3.5 AHCI Configuration Use the AHCI Settings menu (BIOS Menu 8) to report on the auto-detection of devices connected to the onboard SATA drive connectors.
PAGE 104
IQ7 Design Guide 6.3.5.1 AHCI Port n Use the AHCI Port n configuration menu (BIOS Menu 9) to configure the drive connected to SATA connector n. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset AHCI Port0 ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Device :Not Detected ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ SATA Port0 [Auto] S.M.A.R.T. [Enabled] Exit Select the type of device connected to the system ÅÆ ↑ ↓ Enter F1 F10 ESC Select Screen Select Item Go to SubScreen General Help Save and Exit Exit v02.
PAGE 105
IQ7 Design Guide 6.3.6 Intel AMT Configuration Use the Intel AMT menu (BIOS Menu 10) to enable the system to be managed through the Intel® Active Management Technology (AMT) interface.
PAGE 106
IQ7 Design Guide 6.3.6.1 ME Subsystem Configuration Use the ME Subsystem Configuration menu (BIOS Menu 11) to configure the Intel® Management Engine (ME) configuration options.
PAGE 107
IQ7 Design Guide End of Post S5 HECI Message [Enabled] Use the End of Post S5 HECI Message option to enable or disable the Intel® AMT the HECI message to wake the system in an S5 sleep state. Î Disabled Î Enabled DEFAULT HECI bus cannot rouse system from an S5 state HECI bus can rouse system from an S5 state ME-HECI [Enabled] This option is not user configurable.
PAGE 108
IQ7 Design Guide 6.3.7 Remote Access Configuration Use the Remote Access Configuration menu (BIOS Menu 12) to configure remote access parameters. The Remote Access Configuration is an AMIBIOS feature and allows a remote host running a terminal program to display and configure the BIOS settings.
PAGE 109
IQ7 Design Guide Serial Port Number [COM1] Use the Serial Port Number option allows to select the serial port used for remote access. COM1 COM2 COM3 COM4 COM5 COM6 DEFAULT Base Address, IRQ [3F8h,4] The Base Address, IRQ option cannot be configured and only shows the interrupt address of the serial port listed above. Serial Port Mode [115200 8,n,1] Use the Serial Port Mode option to select baud rate through which the console redirection is made.
PAGE 110
IQ7 Design Guide Î Disabled The console is not redirected after POST Î Boot Loader Redirection is active during POST and during Boot Loader Î Always DEFAULT Redirection is always active (Some OSes may not work if set to Always) Terminal Type [ANSI] Use the Terminal Type BIOS option to specify the remote terminal type. Î ANSI Î VT100 The target terminal type is VT100 Î VT-UTF8 The target terminal type is VT-UTF8 DEFAULT The target terminal type is ANSI 6.3.
PAGE 111
IQ7 Design Guide Onboard SiS USB1.1 DEVICE [Enabled] Use the Onboard SiS USB1.1 DEVICE BIOS option to enable or disable the onboard SiS USB1.1 controller. If disabled, USB1.1 devices cannot be used. Î Disabled Î Enabled USB 1.1 interface is disabled and cannot be used. DEFAULT USB 1.1 interface is enabled and can be used. Onboard SiS USB2.0 DEVICE [Enabled] Use the Onboard SiS USB2.0 DEVICE option to enable or disable the onboard SiS USB2.0 controller. If disabled, USB2.
PAGE 112
IQ7 Design Guide Î Disabled Î Enabled USB 2.0 controller disabled DEFAULT USB 2.0 controller enabled Legacy USB Support [Enabled] Use the Legacy USB Support BIOS option to enable USB mouse and USB keyboard support. Normally if this option is not enabled, any attached USB mouse or USB keyboard does not become available until a USB compatible operating system is fully booted with all USB drivers loaded.
PAGE 113
IQ7 Design Guide 6.3.8.1 USB Mass Storage Device Configuration Use the USB Mass Storage Device Configuration menu (BIOS Menu 14) to configure USB mass storage class devices. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Exit USB Mass Storage Device Configuration ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ USB Mass Storage Reset Delay [20 Sec] Device #1 Emulation Type M-SysT5 Dell Memory Key 5.
PAGE 114
IQ7 Design Guide Emulation Type [Auto] Use the Emulation Type BIOS option to specify the type of emulation BIOS has to provide for the USB device. Î Auto Î Floppy DEFAULT BIOS auto-detects the current USB. The USB device will be emulated as a floppy drive. The device can be either A: or B: responding to INT13h calls that return DL = 0 or DL = 1 respectively. Î Forced FDD Allows a hard disk image to be connected as a floppy image.
PAGE 115
IQ7 Design Guide 6.4 PCI/PnP Use the PCI/PnP menu (BIOS Menu 15) to configure advanced PCI and PnP settings.
PAGE 116
IQ7 Design Guide Î 16K 16 KB reserved for legacy ISA devices Î 32K 32 KB reserved for legacy ISA devices Î 64K 64 KB reserved for legacy ISA devices 6.5 Boot Use the Boot menu (BIOS Menu 16) to configure system boot options. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Boot Settings ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ > Boot Settings Configuration > > > > Boot Device Priority Hard Disk Drives CD/DVD Drives Removable Drives Exit Configure settings during system boot.
PAGE 117
IQ7 Design Guide 6.5.1 Boot Settings Configuration Use the Boot Settings Configuration menu (BIOS Menu 17) to configure advanced system boot options. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Boot Settings Configuration ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Quick Boot [Enabled] Quiet Boot [Enabled] AddOn ROM Display Mode [Force BIOS] Bootup Num-Lock [On] Boot from LAN Support [Disabled] Exit Allows BIOS to skip certain tests while booting.
PAGE 118
IQ7 Design Guide AddOn ROM Display Mode [Force BIOS] Use the AddOn ROM Display Mode option to allow add-on ROM (read-only memory) messages to be displayed. Î Force BIOS DEFAULT The system forces third party BIOS to display during system boot. Î The system displays normal information during Keep Current system boot. Bootup Num-Lock [On] Use the Bootup Num-Lock BIOS option to specify if the number lock setting must be modified during boot up.
PAGE 119
IQ7 Design Guide 6.5.2 Boot Device Priority Use the Boot Device Priority menu (BIOS Menu 18) to specify the boot sequence from the available devices. The drive sequence also depends on the boot sequence in the individual device section.
PAGE 120
IQ7 Design Guide 6.5.3 Hard Disk Drives Use the Hard Disk Drives menu to specify the boot sequence of the available HDDs. Only installed hard drives are shown. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Hard Disk Drives ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ > 1st Drive [Hard Drive 1] > 2nd Drive [Hard Drive 2] > 3rd Drive [Hard Drive 3] Exit Specifies the boot sequence from the available devices.
PAGE 121
IQ7 Design Guide 6.5.5 CD/DVD Drives Use the CD/DVD Drives menu to specify the boot sequence of the available CD/DVD drives. Only connected drives are shown. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Hard Disk Drives ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ > 1st Drive [CD/DVD 1] > 2nd Drive [CD/DVD 2] > 3rd Drive [CD/DVD 3] Exit Specifies the boot sequence from the available devices. ÅÆ ↑ ↓ Enter F1 F10 ESC Select Screen Select Item Go to SubScreen General Help Save and Exit Exit v02.
PAGE 122
IQ7 Design Guide Change Supervisor Password Use the Change Supervisor Password to set or change a supervisor password. The default for this option is Not Installed. If a supervisor password must be installed, select this field and enter the password. After the password has been added, Install appears next to Change Supervisor Password. Change User Password Use the Change User Password to set or change a user password. The default for this option is Not Installed.
PAGE 123
IQ7 Design Guide 6.7 Chipset Use the Chipset menu (BIOS Menu 23) to access the Northbridge and Southbridge configuration menus Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Exit Advanced Chipset Settings ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ WARNING: Setting wrong values in below section may cause system to malfunction. > Northbridge Configuration > Southbridge Configuration ÅÆ ↑ ↓ Enter F1 F10 ESC Select Screen Select Item Go to SubScreen General Help Save and Exit Exit v02.
PAGE 124
IQ7 Design Guide Integrated Graphics Mode Select [Enable, 4 MB] This setting determines whether the internal graphics device is used, and how much memory it will use. Disable Enable, 1 MB Enable, 4 MB Enable, 8 MB DEFAULT Boot Display Device This option specifies which video device will be used first when booting up. When set to auto, the system will use whichever device is attached.
PAGE 125
IQ7 Design Guide 6.7.2 Southbridge Configuration The Southbridge Configuration menu (BIOS Menu 25) the Southbridge chipset to be configured. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Southbridge Chipset Configuration ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Audio Controller Codec [Auto] USB Client Controller [Disabled] Exit Options Auto Disabled ÅÆ ↑ ↓ Enter F1 F10 ESC Select Screen Select Item Go to SubScreen General Help Save and Exit Exit v02.
PAGE 126
IQ7 Design Guide 6.8 Exit Use the Exit menu (BIOS Menu 26) to load default BIOS values, optimal failsafe values and to save configuration changes. Main Advanced PCIPNP BIOS SETUP UTILITY Boot Security Chipset Exit Options ⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯⎯ Save Changes and Exit Discard Changes and Exit Discard Changes Load Optimal Defaults Load Failsafe Defaults Exit Exit system setup after saving the changes.
PAGE 127
IQ7 Design Guide Load Failsafe Defaults Use the Load Failsafe Defaults option to load failsafe default values for each of the parameters on the Setup menus. F8 key can be used for this operation.
PAGE 128
IQ7 Design Guide Appendix A A BIOS Options Page 116
PAGE 129
IQ7 Design Guide Below is a list of BIOS configuration options in the BIOS chapter. System Overview .................................................................................................................76 System Time [xx:xx:xx] .......................................................................................................77 System Date [xx/xx/xx] ........................................................................................................
PAGE 130
IQ7 Design Guide HECI Message [Enabled].....................................................................................................94 End of Post S5 HECI Message [Enabled] ..........................................................................95 ME-HECI [Enabled] ..............................................................................................................95 ME-IDER [Enabled] ..........................................................................................
PAGE 131
IQ7 Design Guide Flat Panel Type.................................................................................................................. 112 Audio Controller Codec [Auto] ........................................................................................ 113 USB Client Controller [Disabled]..................................................................................... 113 Save Changes and Exit ...............................................................................
PAGE 132
IQ7 Design Guide Appendix B B Terminology Page 120
PAGE 133
IQ7 Design Guide AC ’97 Audio Codec 97 (AC’97) refers to a codec standard developed by Intel® in 1997. ACPI Advanced Configuration and Power Interface (ACPI) is an OS-directed configuration, power management, and thermal management interface. AHCI Advanced Host Controller Interface (AHCI) is a SATA Host controller register-level interface. ATA The Advanced Technology Attachment (ATA) interface connects storage devices including hard disks and CD-ROM drives to a computer.
PAGE 134
IQ7 Design Guide DMA Direct Memory Access (DMA) enables some peripheral devices to bypass the system processor and communicate directly with the system memory. DIMM Dual Inline Memory Modules are a type of RAM that offer a 64-bit data bus and have separate electrical contacts on each side of the module. DIO The digital inputs and digital outputs are general control signals that control the on/off circuit of external devices or TTL devices.
PAGE 135
IQ7 Design Guide LCD Liquid crystal display (LCD) is a flat, low-power display device that consists of two polarizing plates with a liquid crystal panel in between. LVDS Low-voltage differential signaling (LVDS) is a dual-wire, high-speed differential electrical signaling system commonly used to connect LCD displays to a computer. POST The Power-on Self Test (POST) is the pre-boot actions the system performs when the system is turned-on.
PAGE 136
IQ7 Design Guide Appendix C C Hazardous Materials Disclosure Page 124
PAGE 137
IQ7 Design Guide C.1 Hazardous Materials Disclosure Table for IPB Products Certified as RoHS Compliant Under 2002/95/EC Without Mercury The details provided in this appendix are to ensure that the product is compliant with the Peoples Republic of China (China) RoHS standards. The table below acknowledges the presences of small quantities of certain materials in the product, and is applicable to China RoHS only.
PAGE 138
IQ7 Design Guide Part Name Toxic or Hazardous Substances and Elements Lead Mercury Cadmium Hexavalent Polybrominated Polybrominated (Pb) (Hg) (Cd) Chromium Biphenyls Diphenyl (CR(VI)) (PBB) Ethers (PBDE) Housing X O O O O X Display X O O O O X Printed Circuit X O O O O X X O O O O O X O O O O X Fan Assembly X O O O O X Power Supply X O O O O X O O O O O O Board Metal Fasteners Cable Assembly Assemblies Battery O: This toxic or hazardous
PAGE 139
IQ7 Design Guide 此附件旨在确保本产品符合中国 RoHS 标准。以下表格标示此产品中某有毒物质的含量符合中国 RoHS 标准规定的限量要求。本产品上会附有”环境友好使用期限”的标签，此期限是估算这些物质”不会有泄漏或突变”的年限。本产品可能包含有较短的环境友好使用期限的可替换元件，像是电池或灯管，这些元件将会单独标示出来。部件名称有毒有害物质或元素铅汞镉六价铬多溴联苯多溴二苯 (Pb) (Hg) (Cd) (CR(VI)) (PBB) 醚 (PBDE) 壳体 X O O O O X 显示 X O O O O X 印刷电路板 X O O O O X 金属螺帽 X O O O O O 电缆组装 X O O O O X 风扇组装 X O O O O X 电力供应组装 X O O O O X 电池 O O O O O O O: 表示该有毒有害物质在该部件所有物质材料中的含量均在 SJ/T11363-2006 标准规定的限量要求以下。 X: