Instruction Manual
Manuals
Brands
IEI Integration Manuals
Hardware
NANO-945GSE2
11
12
13
14
15
16
17
18
19
20
NANO-945GSE2
Page 5
1.2.3 Dat
a Flow
6
Figure 1-5
shows the data flow between the two
on-bo
ard chipsets and other co
mponents
installed on the motherboard and described in the fol
lowing sections of this chapter.
Figure 1-5: Data Flow Block Diagram
1
...
...
17
18
19
20
21
...
...
172
