User Manual
Manuals
Brands
IEI Integration Manuals
Hardware
WAFER-945GSELVDS2
11
12
13
14
15
16
17
18
19
20
W
AFER-945GSEL
VDS2
Page 7
1.5 Dat
a Flow
Figure 1-6
shows the data flow between the two
on-bo
ard chipsets and other components
installed on the motherboard and described in the fol
lowing sections of this chapter.
Figure 1-6: Data Flow Block Diagram
1
...
...
17
18
19
20
21
...
...
140
