Datasheet

XC164-32
Derivatives
Electrical Parameters
Data Sheet 71 V1.1, 2006-08
Variable Memory Cycles
External bus cycles of the XC164CS are executed in five subsequent cycle phases (AB,
C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx
registers) to adapt the external bus cycles to the respective external module (memory,
peripheral, etc.).
This table provides a summary of the phases and the respective choices for their
duration.
Note: The bandwidth of a parameter (minimum and maximum value) covers the whole
operating range (temperature, voltage) as well as process variations. Within a
given device, however, this bandwidth is smaller than the specified range. This is
also due to interdependencies between certain parameters. Some of these
interdependencies are described in additional notes (see standard timing).
Table 21 Programmable Bus Cycle Phases
(see timing diagrams)
Bus Cycle Phase Parameter Valid Values Unit
Address setup phase, the standard duration of this
phase (1 … 2 TCP) can be extended by 0 … 3 TCP
if the address window is changed
tp
AB
1 … 2 (5) TCP
Command delay phase
tp
C
0 … 3 TCP
Write Data setup/MUX Tristate phase
tp
D
0 … 1 TCP
Access phase
tp
E
1 … 32 TCP
Address/Write Data hold phase
tp
F
0 … 3 TCP