Datasheet

ManualsBrandsIntel Manualscomputer componentsAT80601000921AB

Document Number: 321332-002

Intel

Xeon

Processor 3500 Series

Datasheet, Volume 1

July 2009

Summary of content (106 pages)

PAGE 1
Intel® Xeon® Processor 3500 Series Datasheet, Volume 1 July 2009 Document Number: 321332-002
PAGE 2
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
PAGE 3
Contents 1 Introduction .............................................................................................................. 9 1.1 Terminology ..................................................................................................... 10 1.2 References ....................................................................................................... 11 2 Electrical Specifications ........................................................................................... 13 2.
PAGE 4
7 Features ..................................................................................................................93 7.1 Power-On Configuration (POC).............................................................................93 7.2 Clock Control and Low Power States .....................................................................93 7.2.1 Thread and Core Power State Descriptions .................................................94 7.2.2 Package Power State Descriptions ......................
PAGE 5
Tables 1-1 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 3-1 3-2 3-3 4-1 4-2 5-1 6-1 6-2 6-3 6-4 6-5 6-6 7-1 7-2 7-3 8-1 8-2 References ....................................................................................................... 11 Voltage Identification Definition........................................................................... 15 Market Segment Selection Truth Table for MS_ID[2:0] ........................................... 17 Signal Groups ..................
PAGE 6
Intel® Xeon® Processor 3500 Series Features • Available at 3.33 GHz, 3.20 GHz, 3.06 GHz, 2.93 GHz, and 2.
PAGE 7
Revision History Revision Number 321332-001 Description Date • Public release March 2009 • Added Processor Information for W3580, W3550 July 2009 § Intel® Xeon® Processor 3500 Series Datasheet, Volume 1 7
PAGE 8
Intel® Xeon® Processor 3500 Series Datasheet, Volume 1
PAGE 9
Introduction 1 Introduction The Intel® Xeon® Processor 3500 Series are intended for Uni-processor (UP) and workstation systems. Several architectural and microarchitectural enhancements have been added to this processor including four processor cores in the processor package and increased shared cache.
PAGE 10
Introduction 1.1 Terminology A ‘#’ symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when VTTPWRGOOD is high, the VTT power rail is stable. ‘_N’ and ‘_P’ after a signal name refers to a differential pair.
PAGE 11
Introduction • Unit Interval (UI) — Signaling convention that is binary and unidirectional. In this binary signaling, one bit is sent for every edge of the forwarded clock, whether it is a rising edge or a falling edge. If a number of edges are collected at instances t1, t2, tn,...., tk then the UI at instance “n” is defined as: UI n =t n –t n –1 • Jitter — Any timing variation of a transition edge or edges from the defined Unit Interval. • Storage Conditions — Refers to a non-operational state.
PAGE 12
Introduction 12 Intel® Xeon® Processor 3500 Series Datasheet Volume 1
PAGE 13
Electrical Specifications 2 Electrical Specifications 2.1 Intel® QPI Differential Signaling The processor provides an Intel QPI port for high speed serial transfer between other Intel QPI-enabled components. The Intel QPI port consists of two unidirectional links (for transmit and receive). Intel QPI uses a differential signalling scheme where pairs of opposite-polarity (D_P, D_N) signals are used. On-die termination (ODT) is provided on the processor silicon and termination is to VSS.
PAGE 14
Electrical Specifications ensure that the voltage provided to the processor remains within the specifications listed in Table 2-7. Failure to do so can result in timing violations or reduced lifetime of the processor. 2.3.1 VCC, VTTA, VTTD, VDDQ Decoupling Voltage regulator solutions need to provide bulk capacitance and the baseboard designer must assure a low interconnect resistance from the regulator to the LGA1366 socket.
PAGE 15
Electrical Specifications The processor uses eight voltage identification signals, VID[7:0], to support automatic selection of voltages. Table 2-1 specifies the voltage level corresponding to the state of VID[7:0]. A ‘1’ in this table refers to a high voltage level and a ‘0’ refers to a low voltage level. If the processor socket is empty (VID[7:0] = 11111111), or the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself.
PAGE 16
Electrical Specifications Table 2-1. Voltage Identification Definition (Sheet 2 of 3) VID 7 VID 6 VID 5 VID 4 VID 3 VID 2 VID 1 VID 0 VCC_MAX VID 7 VID 6 VID 5 VID 4 VID 3 VID 2 VID 1 VID 0 VCC_MAX 0 0 0 1 1 1 1 1 1.41875 0 1 1 1 1 0 1 0 0.85000 0 0 1 0 0 0 0 0 1.41250 0 1 1 1 1 0 1 1 0.84374 0 0 1 0 0 0 0 1 1.40625 0 1 1 1 1 1 0 0 0.83750 0 0 1 0 0 0 1 0 1.40000 0 1 1 1 1 1 0 1 0.83125 0 0 1 0 0 0 1 1 1.
PAGE 17
Electrical Specifications Table 2-1. Voltage Identification Definition (Sheet 3 of 3) VID 7 VID 6 VID 5 VID 4 VID 3 VID 2 VID 1 VID 0 VCC_MAX VID 7 VID 6 VID 5 VID 4 VID 3 VID 2 VID 1 VID 0 VCC_MAX 0 1 0 0 1 1 1 1 1.11875 1 0 1 0 1 0 1 0 0.55000 0 1 0 1 0 0 0 0 1.11250 1 0 1 0 1 0 1 1 0.54375 0 1 0 1 0 0 0 1 1.10625 1 0 1 0 1 1 0 0 0.53750 0 1 0 1 0 0 1 0 1.10000 1 0 1 0 1 1 0 1 0.53125 0 1 0 1 0 0 1 1 1.
PAGE 18
Electrical Specifications 2.7 Signal Groups Signals are grouped by buffer type and similar characteristics as listed in Table 2-3. The buffer type indicates which signaling technology and specifications apply to the signals. All the differential signals, and selected DDR3 and Control Sideband signals have OnDie Termination (ODT) resistors. There are some signals that do not have ODT and need to be terminated on the board. The signals that have ODT are listed in Table 2-4. Table 2-3.
PAGE 19
Electrical Specifications Table 2-3. Signal Groups (Sheet 2 of 2) Signal Group Signals1,2 Type Single ended CMOS Output VTT_VID[4:2] Single ended Analog Input ISENSE Reset Input RESET# Asynchronous Input VCCPWRGOOD, VTTPWRGOOD, VDDPWRGOOD Power VCC, VTTA, VTTD, VCCPLL, VDDQ Asynchronous CMOS Output PSI# Sense Points VCC_SENSE, VSS_SENSE Other SKTOCC#, DBR# Reset Signal Single ended PWRGOOD Signals Single ended Power/Other Notes: Notes: 1. Refer to Chapter 5 for signal descriptions.
PAGE 20
Electrical Specifications 2.9 Platform Environmental Control Interface (PECI) DC Specifications PECI is an Intel proprietary interface that provides a communication channel between Intel processors and chipset components to external thermal monitoring devices. The processor contains a Digital Thermal Sensor (DTS) that reports a relative die temperature as an offset from Thermal Control Circuit (TCC) activation temperature.
PAGE 21
Electrical Specifications 2.9.2 Input Device Hysteresis The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use Figure 2-2 as a guide for input buffer design. Figure 2-2. Input Device Hysteresis VTTD Maximum VP PECI High Range Minimum VP Minimum Hysteresis Valid Input Signal Range Maximum VN Minimum VN PECI Low Range PECI Ground 2.
PAGE 22
Electrical Specifications . Table 2-6. Processor Absolute Minimum and Maximum Ratings Symbol Parameter Min Max Unit Notes1, 2 VCC Processor Core voltage with respect to VSS -0.3 1.55 V VTTA Voltage for the analog portion of the integrated memory controller, Intel QPI link and Shared Cache with respect to VSS — 1.35 V 3 VTTD Voltage for the digital portion of the integrated memory controller, Intel QPI link and Shared Cache with respect to VSS — 1.
PAGE 23
Electrical Specifications 2.11.1 DC Voltage and Current Specification Table 2-7. Voltage and Current Specifications Symbol Parameter Min Typ Max Unit Notes 1 0.8 — 1.
PAGE 24
Electrical Specifications Table 2-8. VCC Static and Transient Tolerance ICC (A) VCC_Max (V) VCC_Typ (V) VCC_Min (V) Notes 0 VID - 0.000 VID - 0.019 VID - 0.038 1, 2, 3 5 VID - 0.004 VID - 0.023 VID - 0.042 1, 2, 3 10 VID - 0.008 VID - 0.027 VID - 0.046 1, 2, 3 15 VID - 0.012 VID - 0.031 VID - 0.050 1, 2, 3 20 VID - 0.016 VID - 0.035 VID - 0.054 1, 2, 3 25 VID - 0.020 VID - 0.039 VID - 0.058 1, 2, 3 30 VID - 0.024 VID - 0.043 VID - 0.062 1, 2, 3 35 VID - 0.
PAGE 25
Electrical Specifications Figure 2-3. VCC Static and Transient Tolerance Load Lines Icc [A] 0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 VID - 0.000 VID - 0.013 VID - 0.025 Vcc Maximum VID - 0.038 VID - 0.050 VID - 0.063 VID - 0.075 Vcc Typical V VID - 0.088 c c VID - 0.100 V VID - 0.113 Vcc Minimum VID - 0.125 VID - 0.138 VID - 0.150 VID - 0.163 VID - 0.175 Table 2-9.
PAGE 26
Electrical Specifications Table 2-10. VTT Static and Transient Tolerance (Sheet 2 of 2) ITT (A) VTT_Max (V) VTT_Typ (V) VTT_Min (V) 6 VID – 0.0045 VID – 0.0360 VID – 0.0675 7 VID – 0.0105 VID – 0.0420 VID – 0.0735 8 VID – 0.0165 VID – 0.0480 VID – 0.0795 9 VID – 0.0225 VID – 0.0540 VID – 0.0855 10 VID – 0.0285 VID – 0.0600 VID – 0.0915 11 VID – 0.0345 VID – 0.0660 VID – 0.0975 12 VID – 0.0405 VID – 0.0720 VID – 0.1035 13 VID – 0.0465 VID – 0.0780 VID – 0.
PAGE 27
Electrical Specifications Figure 2-4. VTT Static and Transient Tolerance Load Line Itt [A] (sum of Itta and Ittd) 0 5 10 15 20 25 0.0500 0.0375 0.0250 0.0125 0.0000 V t t V -0.0125 Vtt Maximum -0.0250 -0.0375 -0.0500 -0.0625 -0.0750 -0.0875 Vtt Typical -0.1000 -0.1125 -0.1250 Vtt Minimum -0.1375 -0.1500 -0.1625 -0.1750 -0.1875 -0.2000 -0.2125 Table 2-11.
PAGE 28
Electrical Specifications 4. 5. VIH and VOH may experience excursions above VDDQ. However, input signal drivers must comply with the signal quality specifications. COMP resistance must be provided on the system board with 1% resistors. See the applicable platform design guide for implementation details. DDR_COMP[2:0] resistors are to VSS. Table 2-12. RESET# Signal DC Specifications Symbol Parameter Min Typ Max Units V VIL Input Low Voltage — — 0.40 * VTTA VIH Input High Voltage 0.
PAGE 29
Electrical Specifications Table 2-15. Control Sideband Signal Group DC Specifications Symbol Parameter Min Typ Max Units Notes1 VIL Input Low Voltage — — 0.64 * VTTA V 2 VIH Input High Voltage 0.76 * VTTA — — V 2 VOL Output Low Voltage — — VTTA * RON / (RON + Rsys_term) V 2,4 VOH Output High Voltage VTTA — — V 2,4 Ron Buffer on Resistance 10 — 18 Ω Ron Buffer on Resistance for VID[7:0] — 100 — — — ± 200 μA 3 49.4 49.9 50.
PAGE 30
Electrical Specifications Figure 2-5. VCC Overshoot Example Waveform Example Overshoot Waveform Voltage (V) VID + VOS VOS VID TOS Time TOS: Overshoot time above VID VOS: Overshoot above VID 2.11.3 Die Voltage Validation Core voltage (VCC) overshoot events at the processor must meet the specifications in Table 2-16 when measured across the VCC_SENSE and VSS_SENSE lands. Overshoot events that are < 10 ns in duration may be ignored.
PAGE 31
Package Mechanical Specifications 3 Package Mechanical Specifications The processor is packaged in a Flip-Chip Land Grid Array package that interfaces with the motherboard via an LGA1366 socket. The package consists of a processor mounted on a substrate land-carrier. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the mating surface for processor thermal solutions, such as a heatsink.
PAGE 32
Package Mechanical Specifications Figure 3-2.
PAGE 33
Package Mechanical Specifications Figure 3-3.
PAGE 34
Package Mechanical Specifications 3.2 Processor Component Keep-Out Zones The processor may contain components on the substrate that define component keepout zone requirements. A thermal and mechanical solution design must not intrude into the required keep-out zones. Decoupling capacitors are typically mounted to either the topside or land-side of the package substrate. See Figure 3-2 and Figure 3-3 for keepout zones.
PAGE 35
Package Mechanical Specifications 3.6 Processor Mass Specification The typical mass of the processor is 35g. This mass [weight] includes all the components that are included in the package. 3.7 Processor Materials Table 3-3 lists some of the package components and associated materials. Table 3-3. Processor Materials Component 3.
PAGE 36
Package Mechanical Specifications 3.9 Processor Land Coordinates Figure 3-5 shows the top view of the processor land coordinates. The coordinates are referred to throughout the document to identify processor lands. Figure 3-5.
PAGE 37
Intel® Xeon® Processor 3500 Series Land Listing 4 Intel® Xeon® Processor 3500 Series Land Listing 4.1 Intel Xeon Processor 3500 Series Land Assignments This section provides sorted land list in Table 4-1 and Table 4-2. Table 4-1 is a listing of all processor lands ordered alphabetically by land name. Table 4-2 is a listing of all processor lands ordered by land number.
PAGE 38
Intel® Xeon® Processor 3500 Series Land Listing 4.1.1 Land Listing by Land Name Table 4-1. Land Listing by Land Name (Sheet 1 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 2 of 36) Land Name Land No.
PAGE 39
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 3 of 36) Land Name DDR0_DQ[42] Land No. L1 Buffer Type CMOS Direction Table 4-1. Land Listing by Land Name (Sheet 4 of 36) Land Name Land No.
PAGE 40
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 5 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 6 of 36) Land Name Land No.
PAGE 41
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 7 of 36) Land Name DDR1_DQ[63] Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 8 of 36) Land Name Land No.
PAGE 42
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 9 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 10 of 36) Land Name Land No.
PAGE 43
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 11 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 12 of 36) Land Name Land No.
PAGE 44
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 13 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 14 of 36) Land Name Land No.
PAGE 45
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 15 of 36) Land Name RSVD Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 16 of 36) Land Name Land No.
PAGE 46
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 17 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 18 of 36) Land Name Land No.
PAGE 47
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 19 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 20 of 36) Direction Land Name Land No.
PAGE 48
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 21 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 22 of 36) Direction Land Name Land No.
PAGE 49
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 23 of 36) Land Name VCC Land No. AT34 Buffer Type Table 4-1. Land Listing by Land Name (Sheet 24 of 36) Direction Land Name Land No.
PAGE 50
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 25 of 36) Land Name Land No. Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 26 of 36) Land Name Land No.
PAGE 51
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 27 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 28 of 36) Direction Land Name Land No.
PAGE 52
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 29 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 30 of 36) Direction Land Name Land No.
PAGE 53
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 31 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 32 of 36) Direction Land Name Land No.
PAGE 54
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 33 of 36) Land Name Land No. Buffer Type Table 4-1. Land Listing by Land Name (Sheet 34 of 36) Direction Land Name Land No.
PAGE 55
Intel® Xeon® Processor 3500 Series Land Listing Table 4-1. Land Listing by Land Name (Sheet 35 of 36) Land Name VSS Land No. Y6 Buffer Type Direction Table 4-1. Land Listing by Land Name (Sheet 36 of 36) Land Name Land No.
PAGE 56
Intel® Xeon® Processor 3500 Series Land Listing 4.1.2 Land Listing by Land Number Table 4-2. Land Listing by Land Number (Sheet 1 of 36) Land No. Pin Name Buffer Type A10 DDR0_MA[13] CMOS A14 VDDQ PWR Direction O Table 4-2. Land Listing by Land Number (Sheet 2 of 36) Land No.
PAGE 57
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 3 of 36) Land No. AC37 Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 4 of 36) Land No.
PAGE 58
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 5 of 36) Land No. Pin Name AF9 VTTD AG1 RSVD Buffer Type Direction PWR AG10 TMS TAP AG11 VSS GND I Table 4-2. Land Listing by Land Number (Sheet 6 of 36) Land No.
PAGE 59
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 7 of 36) Land No. Pin Name AK2 RSVD AK20 VSS AK21 VCC AK22 VSS AK23 VSS AK24 AK25 AK26 AK27 Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 8 of 36) Land No.
PAGE 60
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 9 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 10 of 36) Land No.
PAGE 61
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 11 of 36) Land No. AN5 Pin Name Buffer Type Direction RSVD AN6 RSVD AN7 VSS GND Table 4-2. Land Listing by Land Number (Sheet 12 of 36) Land No.
PAGE 62
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 13 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 14 of 36) Land No.
PAGE 63
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 15 of 36) Land No. Pin Name AU3 RSVD AU30 VCC AU31 VCC Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 16 of 36) Land No.
PAGE 64
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 17 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 18 of 36) Land No.
PAGE 65
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 19 of 36) Land No. Pin Name Buffer Type Direction O Table 4-2. Land Listing by Land Number (Sheet 20 of 36) Land No.
PAGE 66
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 21 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 22 of 36) Land No.
PAGE 67
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 23 of 36) Land No. Pin Name Buffer Type Direction PWR Table 4-2. Land Listing by Land Number (Sheet 24 of 36) Land No.
PAGE 68
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 25 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 26 of 36) Land No.
PAGE 69
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 27 of 36) Land No. Pin Name Buffer Type Direction H40 VSS GND H41 DDR0_DQ[16] CMOS H42 RSVD H43 DDR0_DQ[17] CMOS H5 VSS GND H6 DDR1_DQS_P[5] CMOS H7 RSVD H8 DDR1_DQ[40] CMOS H9 DDR1_DQ[45] CMOS J1 RSVD J10 DDR2_DQS_P[4] CMOS I/O CMOS I/O Table 4-2. Land Listing by Land Number (Sheet 28 of 36) Land No.
PAGE 70
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 29 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 30 of 36) Land No.
PAGE 71
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 31 of 36) Land No. M26 Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 32 of 36) Land No.
PAGE 72
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 33 of 36) Land No. Pin Name Buffer Type Direction Table 4-2. Land Listing by Land Number (Sheet 34 of 36) Land No.
PAGE 73
Intel® Xeon® Processor 3500 Series Land Listing Table 4-2. Land Listing by Land Number (Sheet 35 of 36) Land No. V9 Pin Name DDR1_DQ[60] Buffer Type CMOS Direction Table 4-2. Land Listing by Land Number (Sheet 36 of 36) Land No.
PAGE 74
Intel® Xeon® Processor 3500 Series Land Listing 74 Intel® Xeon® Processor 3500 Series Datasheet, Volume 1
PAGE 75
Signal Definitions 5 Signal Definitions 5.1 Signal Definitions Table 5-1. Signal Definitions (Sheet 1 of 4) Name Type Description BCLK_DN BCLK_DP I Differential bus clock input to the processor. BCLK_ITP_DN BCLK_ITP_DP O Buffered differential bus clock pair to ITP. BPM#[7:0] I/O BPM#[7:0] are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance.
PAGE 76
Signal Definitions Table 5-1. Signal Definitions (Sheet 2 of 4) Name Type Description DDR{0/1/2}_DQS_N[8] DDR{0/1/2}_DQS_P[8] I/O Differential pair, ECC Check Bit Strobe. Differential strobes latch data/ECC for each DRAM. Different numbers of strobes are used depending on whether the connected DRAMs are x4,x8. Driven with edges in center of data, receive edges are aligned with data edges.
PAGE 77
Signal Definitions Table 5-1. Signal Definitions (Sheet 3 of 4) Name Type Description THERMTRIP# O Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction temperature has reached a level beyond which permanent silicon damage may occur. Measurement of the temperature is accomplished through an internal thermal sensor.
PAGE 78
Signal Definitions Table 5-1. Name Signal Definitions (Sheet 4 of 4) Type Description VTT_VID[4:2] O VTT_VID[2:4] (VTT Voltage ID) are used to support automatic selection of power supply voltages (VTT). VTT_SENSE VSS_SENSE_VTT O O VTT_SENSE and VSS_SENSE_VTT provide an isolated, low impedance connection to the processor VTT voltage and ground. They can used to sense or measure voltage near the silicon.
PAGE 79
Thermal Specifications 6 Thermal Specifications 6.1 Package Thermal Specifications The processor requires a thermal solution to maintain temperatures within its operating limits. Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components within the system. Maintaining the proper thermal environment is key to reliable, long-term system operation.
PAGE 80
Thermal Specifications Section 6.3. The temperature reported over PECI is always a negative value and represents a delta below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT# (see Section 6.2, Processor Thermal Features). Systems that implement fan speed control must be designed to use this data. Systems that do not alter the fan speed only need to guarantee the thermal solution provides the ΨCA that meets the TTV thermal profile specifications.
PAGE 81
Thermal Specifications Figure 6-1. Processor Thermal Profile 70.0 y = 43.2 + 0.19 * P 65.0 TTV Tcase in C 60.0 55.0 50.0 45.0 40.0 0 10 20 30 40 50 60 70 80 90 100 110 120 130 TTV Power (W) Notes: 1. Refer to Table 6-2 for discrete points that constitute the thermal profile. 2. Refer to the appropriate processor Thermal and Mechanical Design Guidelines (see Section 1.2) for system and environmental implementation details. 3.
PAGE 82
Thermal Specifications 6.1.1.1 Specification for Operation Where Digital Thermal Sensor Exceeds TCONTROL When the DTS value is less than TCONTROL the fan speed control algorithm can reduce the speed of the thermal solution fan. This remains the same as with the previous guidance for fan speed control. During operation where the DTS value is greater than TCONTROL, the fan speed control algorithm must drive the fan speed to meet or exceed the target thermal solution performance (ΨCA) shown in Table 6-3.
PAGE 83
Thermal Specifications 6.1.2 Thermal Metrology The minimum and maximum TTV case temperatures (TCASE) are specified in Table 6-1, and Table 6-2 and are measured at the geometric top center of the thermal test vehicle integrated heat spreader (IHS). Figure 6-2 illustrates the location where TCASE temperature measurements should be made.
PAGE 84
Thermal Specifications 6.2 Processor Thermal Features 6.2.1 Processor Temperature A new feature in the Intel Xeon Processor 3500 Series is a software readable field in the IA32_TEMPERATURE_TARGET register that contains the minimum temperature at which the TCC will be activated and PROCHOT# will be asserted.
PAGE 85
Thermal Specifications The Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. The following sections provide more details on the different TCC mechanisms used by the Intel Xeon Processor 3500 Series. 6.2.2.1 Frequency/VID Control When the Digital Temperature Sensor (DTS) reaches a value of 0 (DTS temperatures reported via PECI may not equal zero when PROCHOT# is activated, see Section 6.
PAGE 86
Thermal Specifications Figure 6-3. Frequency and Voltage Ordering Temperature fMAX f1 f2 Frequency VIDfMAX VIDf1 VIDf2 VID PROCHOT# 6.2.2.2 Clock Modulation Clock modulation is a second method of thermal control available to the processor. Clock modulation is performed by rapidly turning the clocks off and on at a duty cycle that should reduce power dissipation by about 50% (typically a 30–50% duty cycle). Clocks often will not be off for more than 32 microseconds when the TCC is active.
PAGE 87
Thermal Specifications 6.2.2.4 Critical Temperature Flag If TM2 is unable to reduce the processor temperature then TM1 will be also be activated. TM1 and TM2 will then work together to reduce power dissipation and temperature. It is expected that only a catastrophic thermal solution failure would create a situation where both TM1 and TM2 are active.
PAGE 88
Thermal Specifications Table 5-1). THERMTRIP# activation is independent of processor activity. The temperature at which THERMTRIP# asserts is not user configurable and is not software visible. 6.3 Platform Environment Control Interface (PECI) 6.3.1 Introduction The Platform Environment Control Interface (PECI) is a one-wire interface that provides a communication channel between Intel processor and chipset components to external monitoring devices.
PAGE 89
Thermal Specifications changes. Long averaging times will result in better overall thermal smoothing but also incur a larger time lag between fast DST temperature changes and the value read via PECI. Refer to the appropriate processor Thermal and Mechanical Design Guidelines (see Section 1.2) for further details on the Data Filter and the Thermal Averaging Constant. Within the processor, the DTS converts an analog signal into a digital value representing the temperature relative to TCC activation.
PAGE 90
Thermal Specifications To protect platforms from potential operational or safety issues due to an abnormal condition on PECI, the Host controller should take action to protect the system from possible damaging states.
PAGE 91
Thermal Specifications 5. 6. The JEDEC, J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag. Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by TSUSTAINED and customer shelf life in applicable intel® box and bags.
PAGE 92
Thermal Specifications 92 Intel® Xeon® Processor 3500 Series Datasheet Volume 1
PAGE 93
Features 7 Features 7.1 Power-On Configuration (POC) Several configuration options can be configured by hardware. For electrical specifications on these options, refer to Chapter 2. Note that request to execute BIST is not selected by hardware but is passed across the Intel QPI link during initialization. The sampled information configures the processor for subsequent operation. These configuration options cannot be changed except by another reset.
PAGE 94
Features Figure 7-1. Power States C0 MWAIT C1, HLT 2 2 2 MWAIT C1, HLT (C1E enabled) 2 1 1 MWAIT C3, I/O C3 C3 C1E C1 MWAIT C6, I/O C6 C6 1. No transition to C0 is needed to service a snoop when in C1 or C1E. , . 2. Transitions back to C0 occur on an interrupt or on access to monitored address (if state was entered via MWAIT). . 7.2.1 Thread and Core Power State Descriptions Individual threads may request low power states.
PAGE 95
Features While in C1/C1E state, the processor will process bus snoops and snoops from the other threads. 7.2.1.3 C3 State Individual threads of the processor can enter the C3 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C3) instruction. Before entering core C3, the processor flushes the contents of its caches. Except for the caches, the processor core maintains all its architectural state while in the C3 state. All of the clocks in the processor core are stopped in the C3 state.
PAGE 96
Features If Intel QPI L1 has been granted, the processor will disable some clocks and PLLs and for processors with an integrated memory controller, the DRAM will be put into selfrefresh. 7.2.2.4 Package C6 State The package will enter the C6 low power state when all cores are in the C6 or lower power state and the processor has been granted permission by the other component(s) in the system to enter the C6 state.
PAGE 97
Features 7.5 Enhanced Intel SpeedStep® Technology The processor features Enhanced Intel SpeedStep® Technology. Following are the key features of Enhanced Intel SpeedStep Technology: • Multiple voltage and frequency operating points provide optimal performance at the lowest power.
PAGE 98
Features 98 Intel® Xeon® Processor 3500 Series Datasheet Volume 1
PAGE 99
Boxed Processor Specifications 8 Boxed Processor Specifications 8.1 Introduction The processor will also be offered as an Intel boxed processor. Intel boxed processors are intended for system integrators who build systems from baseboards and standard components. The boxed processor will be supplied with a cooling solution. This chapter documents baseboard and system requirements for the cooling solution that will be supplied with the boxed processor.
PAGE 100
Boxed Processor Specifications 8.2 Mechanical Specifications 8.2.1 Boxed Processor Cooling Solution Dimensions This section documents the mechanical specifications of the boxed processor. The boxed processor will be shipped with an unattached fan heatsink. Figure 8-1 shows a mechanical representation of the boxed processor. Clearance is required around the fan heatsink to ensure unimpeded airflow for proper cooling.
PAGE 101
Boxed Processor Specifications Figure 8-3. Space Requirements for the Boxed Processor (top view) Notes: 1. Diagram does not show the attached hardware for the clip design and is provided only as a mechanical representation. Figure 8-4.
PAGE 102
Boxed Processor Specifications 8.2.2 Boxed Processor Fan Heatsink Weight The boxed processor fan heatsink will not weigh more than 550 grams. See Chapter 6 and the appropriate processor Thermal and Mechanical Design Guidelines (see Section 1.2). for details on the processor weight and heatsink requirements. 8.2.
PAGE 103
Boxed Processor Specifications Table 8-1. Fan Heatsink Power and Signal Specifications Description Min Typ Max +12 V: 12 volt fan power supply 10.8 12 13.2 Unit V Notes - IC: - Peak steady-state fan current draw - Average steady-state fan current draw — — — — 3.0 2.0 A A SENSE: SENSE frequency — 2 — pulses per fan revolution 1 CONTROL 21 25 28 kHz 2, 3 1. Baseboard should pull this pin up to 5V with a resistor. 2. Open drain type, pulse width modulated. 3.
PAGE 104
Boxed Processor Specifications Figure 8-7. Boxed Processor Fan Heatsink Airspace Keepout Requirements (top view) Figure 8-8.
PAGE 105
Boxed Processor Specifications 8.4.2 Variable Speed Fan If the boxed processor fan heatsink 4-pin connector is connected to a 3-pin motherboard header it will operate as follows: The boxed processor fan will operate at different speeds over a short range of internal chassis temperatures. This allows the processor fan to operate at a lower speed and noise level, while internal chassis temperatures are low.
PAGE 106
Boxed Processor Specifications If the boxed processor fan heatsink 4-pin connector is connected to a 4-pin motherboard header and the motherboard is designed with a fan speed controller with PWM output (CONTROL see Table 8-1) and remote thermal diode measurement capability the boxed processor will operate as follows: As processor power has increased the required thermal solutions have generated increasingly more noise.