Manualshelf

Other Content

ManualsBrandsINTEL ManualsPC ComponentsBoxed processor Core i5 i5-7500 4 x 3.4 GHz
47484950515253545556
Errata
Specification Update 53
KBL101 Processor Graphics May Render Incorrectly When EDRAM is Enabled
Problem
During high display bandwidth scenarios with EDRAM is enabled, the display engine
may generate display artifacts.
Implication Due to this erratum, the display engine may generate display artifacts.
Workaround
It is possible for BIOS to contain processor configuration data and code changes as a
workaround for this erratum. Additionally, an updated Intel® Graphics Driver may
be needed for this workaround.
Status For the steppings affected, see the Summary Table of Changes.
KBL102
Processor May Hang on Complex Sequence of Conditions
Problem
A complex set of architectural and micro-architectural conditions may lead to a
processor hang with an internal timeout error (MCACOD 0400H) logged into
IA32_MCi_STATUS. When both logical processors in a core are active, this erratum
will not occur unless there is no store on one of the logical processors for more than
10 seconds.
Implication
This erratum may result in a processor hang. Intel has not observed this erratum
with any commercially available software.
Workaround None Identified.
Status For the steppings affected, see the Summary Table of Changes.
KBL103
Potential Partial Trace Data Loss in Intel® Trace Hub ODLA When Storing to
Memory
Problem
When Intel® Trace Hub’s ODLA (On-Die Logic Analyzer) is configured to trace to
memory, under complex microarchitectural conditions, the trace may lose a
timestamp.
Implication
Some ODLA trace data may be lost. This erratum does not affect other trace data
sources. Typically, lost trace data will be displayed as “OVERFLOW.” Subsequent
timestamps will allow the trace decoder to resume tracing. Intel has not observed
this erratum in commercially available software.
Workaround
None identified. For a particular workload, changing the memory buffer size or
disabling deep compression may eliminate the microarchitectural condition that
causes the erratum.
Status For the steppings affected, see the Summary Table of Changes.
§