System Memory Design Guidelines (DDR-SDRAM) for Memory Down Configuration
R
140 Intel
®
855GM/855GME Chipset Platform Design Guide
7.3.5.1. Control Signal Topology
Figure 63. Control Signal Routing GMCH to Micro-DIMM Pad
Figure 64. Control Signal Routing GMCH to Memory Down 1x16 4 Load TSOP
