System Memory Design Guidelines (DDR-SDRAM) for Memory Down Configuration
R
Intel
®
855GM/855GME Chipset Platform Design Guide 153
7.3.7.1. CPC Signal Topology
Figure 72. Command Per Clock Signal Routing Topology 4 Load BGA
Figure 73. CPC Signal Routing Topology 4 Load TSOP
