Design Guide

ManualsBrandsIntel ManualsOtherIntel Celeron Processor 1.40 GHz, 256K Cache, 100 MHz FSB

Platform Design Checklist

R

314 Intel

®

855GM/855GME Chipset Platform Design Guide

16.10.2. Decoupling Recommendations

Signal Name Configuration F Qty Notes

9

VCC[2:1],

VCCP[2:1],

VCCA[2:1],

VCCT[4:1]

Connect to

VccSus3_3LAN

0.1 µF

4.7 µF

4

2

VCCR[2:1] Connect to

VccSus3_3LAN via filter

0.1 µF

4.7 µF

1

1

4.7 uH from power supply to VCCR pins.

Caps on VCCR side of the inductor.