Uncore Manual

ManualsBrandsIntel ManualsOtherIntel Celeron Processor 766 MHz, 128K Cache, 66 MHz FSB

100

Uncore Performance Monitoring

Memory Controller (iMC) Performance Monitoring

94 Reference Number: 329468-002

VMSE_WR_PUSH

• Title: VMSE WR PUSH issued

• Category: VMSE Events

• Event Code: 0x90

• Max. Inc/Cyc:. 1, Register Restrictions: 0-3

• Definition:

WMM_TO_RMM

• Title: Transition from WMM to RMM because of low threshold

• Category: MAJOR_MODES Events

• Event Code: 0xc0

• Max. Inc/Cyc:. 1, Register Restrictions: 0-3

• Definition:

WPQ_CYCLES_FULL

• Title: Write Pending Queue Full Cycles

• Category: WPQ Events

• Event Code: 0x22

• Max. Inc/Cyc:. 1, Register Restrictions: 0-3

• Definition: Counts the number of cycles when the Write Pending Queue is full. When the WPQ is

full, the HA will not be able to issue any additional read requests into the iMC. This count should be

similar count in the HA which tracks the number of cycles that the HA has no WPQ credits, just

somewhat smaller to account for the credit return overhead.

WPQ_CYCLES_NE

• Title: Write Pending Queue Not Empty

• Category: WPQ Events

• Event Code: 0x21

• Max. Inc/Cyc:. 1, Register Restrictions: 0-3

• Definition: Counts the number of cycles that the Write Pending Queue is not empty. This can then

be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accu-

mulation count). The WPQ is used to schedule write out to the memory controller and to track the

writes. Requests allocate into the WPQ soon after they enter the memory controller, and need cred-

its for an entry in this buffer before being sent from the HA to the iMC. They deallocate after being

issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest

of the system) as soon they have “posted” to the iMC. This is not to be confused with actually per-

forming the write to DRAM. Therefore, the average latency for this queue is actually not useful for

deconstruction intermediate write latencies.

Table 2-95. Unit Masks for VMSE_WR_PUSH

Extension

umask

[15:8]

Description

WMM bxxxxxxx1 VMSE write PUSH issued in WMM

RMM bxxxxxx1x VMSE write PUSH issued in RMM

Table 2-96. Unit Masks for WMM_TO_RMM

Extension

umask

[15:8]

Description

LOW_THRESH bxxxxxxx1 Transition from WMM to RMM because of starve counter

STARVE bxxxxxx1x

VMSE_RETRY bxxxxx1xx