Audio Codec '97

ManualsBrandsIntel ManualsOtherIntel Desktop Board DP55SB

AC ‘97 Component Specification Revision 2.3 Rev 1.0

Table 16. Baseline Audio Register Map.....................................................................................................................47

Table 17. Baseline Audio Optional Feature IDs.........................................................................................................48

Table 18. 3D Stereo Enhancement Vendor IDs..........................................................................................................49

Table 19. Master, Aux Out, and Mono Volume .........................................................................................................50

Table 20. Tone Control...............................................................................................................................................50

Table 21. PC BEEP Volume.......................................................................................................................................51

Table 22. Mixer Input Gain/Atten ..............................................................................................................................52

Table 23. Left, Right Record Select ...........................................................................................................................52

Table 24. Record Gain/Attenuation ............................................................................................................................53

Table 25. General Purpose Bit Definitions .................................................................................................................53

Table 26. 3D Control..................................................................................................................................................54

Table 27. Audio Interrupt and Paging Mechanism bits definition..............................................................................55

Table 28. Baseline Powerdown Status bit Definitions................................................................................................56

Table 29. Baseline Powerdown Control bit Definitions .............................................................................................56

Table 30. AC ‘97 Extended Audio Register Set.........................................................................................................57

Table 31 AC'97 Revision ID .......................................................................................................................................58

Table 32 Optional DAC Slot duty ..............................................................................................................................58

Table 33. AC ‘97 2.2 AMAP Compliant Default S/PDIF Slot Assignments .............................................................59

Table 34. Extended Codec Registers bits definition...................................................................................................62

Table 35. Extended Codec Register Set.......................................................................................................................63

Table 36. Discovery Register bits definition ..............................................................................................................64

Table 37. Audio Input/Output Capabilities Page ID 01..............................................................................................64

Table 38. Register Values for Slot Mapping Registers................................................................................................70

Table 39. Slots 5, 10, and 11-Bit Definitions .............................................................................................................73

Table 40. Slot 12-Bit Definitions................................................................................................................................74

Table 41. Recommended Slot 12 GPIO Bit Definitions .............................................................................................75

Table 42. Sample Rates for Modem AFE (Hz)...........................................................................................................82

Table 43. Modem Loopback Control Bit Definitions .................................................................................................85

Table 44. Recommended Audio Codec D state to PR bit mapping............................................................................88

Table 45. Recommended Modem Codec D state to PR bit mapping..........................................................................89

Table 46. Resume Reset Behavior: Audio-only .........................................................................................................91

Table 47. Resume Reset Behavior: Modem-only .......................................................................................................91

Table 48. Resume Reset Behavior: Audio and Modem..............................................................................................92

Table 49. Power Distribution: MC ‘97 as the Primary (Modem-Only configuration)................................................94

Table 50. Power Distribution: Split Codec Partitioned Audio-plus-Modem ..............................................................94

Table 51. Test Mode Activation .................................................................................................................................96

Table 52. 3.3 V DC Characteristics ............................................................................................................................97

Table 53. Cold Reset timing parameters.....................................................................................................................98

Table 54. Warm Reset timing parameters...................................................................................................................99

Table 55. BIT_CLK and SYNC Timing Parameters ..................................................................................................99

Table 56. AC-link Output Valid Delay Timing Parameters .....................................................................................100

Table 57. AC-link Input Setup and Hold Timing Parameters....................................................................................100

Table 58. AC-link Combined Rise or Fall plus Flight Timing Parameters...............................................................100

Table 59. Signal Rise and Fall Time Parameters ......................................................................................................101

Table 60. AC-link low power mode timing parameters............................................................................................102

Table 61. ATE test mode timing parameters ............................................................................................................103

Table 62. AC-link Controller output pin driver loading ..........................................................................................104

Table 63. AC-link Codec BIT_CLK Output pin driver loading ...............................................................................104

Table 64. AC-link Codec SDATA_IN Output pin driver loading............................................................................104

Table 65. AC ‘97 analog performance characteristics..............................................................................................105

Table 66. AC ‘97 Baseline Audio Register Map ......................................................................................................107

Table 67. AC ‘97 Extended Audio Register Map.....................................................................................................108

Table 68. AC ‘97 Extended Modem Register Map ..................................................................................................108