Specifications

Intel
®
Quark Core—Bus Operation
Intel
®
Quark SoC X1000 Core
Developer’s Manual October 2013
204 Order Number: 329679-001US
Figure 91. Burst Cacheable Cycle
10.3.3.4 Effect of Changing KEN# during a Cache Line Fill
KEN# can change multiple times as long as it arrives at its final value in the clock
before RDY# or BRDY# is asserted. This is illustrated in Figure 92. Note that the timing
of BLAST# follows that of KEN# by one clock. The Intel
®
Quark SoC X1000 Core
samples KEN# every clock and uses the value returned in the clock before BRDY# or
RDY# to determine if a bus cycle would be a cache line fill. Similarly, it uses the value
of KEN# in the last cycle before early RDY# to load the line just retrieved from memory
into the cache. KEN# is sampled every clock and it must satisfy setup and hold times.
KEN# can also change multiple times before a burst cycle, as long as it arrives at its
final value one clock before BRDY# or RDY# is asserted.
242202-036
CLK
ADS#
A31–A4
M/IO#
D/C#
W/R#
A3–A2
BE3#–BE0#
RDY#
BLAST#
DATA
PCHK#
Ti
To Processor
T1 T2 T2 T2 T2 Ti
KEN#
BRDY#
†
††
†
†