Intel® Joule™ Datasheet August 2016 Revision 1.0 August 2016 Document number: 566641 rev. 1.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. This document contains information on products, services, and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications, and roadmaps.
Revision History Revision 1.0 Description Initial release August 2016 Document number: 566641 rev. 1.
Contents 1 Introduction ............................................................................................................................................................................. 8 1.1 Acronyms................................................................................................................. 8 1.2 Reference documents ................................................................................................ 9 2 System on a Module Overview .........................
8 I2C Interfaces......................................................................................................................................................................... 24 8.1 I2C features ............................................................................................................24 8.2 I2C default configuration ...........................................................................................24 8.3 I2C signal group specifications ...............................
Tables 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Acronyms and terminology ...................................................................................... 8 Intel® Joule™ configurations ................................................................................... 9 Intel® Joule™ features ..........................................................................................10 Required strapping of module pins ...........................................................................
Figures 1 2 3 Wireless antenna connector location ...........................................................................16 Module physical connectors .......................................................................................17 MIPI*- CSI lane mapping diagram ..............................................................................23 August 2016 Document number: 566641 rev. 1.
Introduction 1 Introduction This datasheet outlines the technical features of the Intel® Joule™ system-on-module (SoM) that combines high-performance compute and graphics with large memory and wireless connectivity in a tiny footprint. 1.
System on a Module Overview 1.2 Reference documents Intel Documents Intel Document Number or Internet Address Intel® Joule™ Platform Mechanical Descriptor 568978 Intel® Joule™ Expansion Board Hardware Guide 569056 Intel® Joule™ Expansion Board Design Guide 566861 Intel® Joule™ Thermal Management Guide 568457 Intel® Joule™ Product Website https://software.intel.com/en-us/iot/hardware/joule Intel® Joule™ Online User Guide https://software.intel.
System on a Module Overview 2.2 Intel® Joule™ feature summary Table 3 Intel® Joule™ features Domain Attribute Value Notes Compute System on a Chip 14nm Intel® Atom™ quad-core 4 cores supporting 2 threads per core Address Bus Size 64-Bit (x86-64) Cache 4MB L1 2MB per core-pair RAM Type and Speed LPDDR4 (4 lanes, 3200 MT/sec) Integrated Package on Package Graphics Execution Units 12EUs (2x6) on 550x and 18EUs (3x6) on 570x Open Graphics Libraries Open GL 3.1ES, Open GL4.3 & Open CL 2.
System on a Module Overview 2.3.2 Method to provide +VSYS power to the module The subject is covered in Section 3 2.3.3 Required strapping of module pins These module pin strappings must be implemented for boot during rising edge of PMIC_PWRGOOD (J6, pin 33).
Power Delivery, Signaling, and Reset 3 Power Delivery, Signaling, and Reset 3.1 Main power supply (VSYS) The Intel® Joule™ module requires VSYS source routed through 12 pins, 6 on each board-to-board connector, that must all be connected in common to balance the current path. This is the only power input path; voltage detection at +VDC_IN or USB VBUS will trigger module boot. Caution: It is NOT possible to supply VSYS directly from any USB power supply, as the USB operating specification of 4.75V to 5.
Graphics Specifications 3.4 System voltage rail specifications The outputs shown below are only intended to signal or enable other subsystems and not to drive loads. Table 6 Module power rails Rail Name Voltage Current Min Typ Max Units +VSYS 3.6 4 5 +VDD3 3.1 3.3 +VBUS 4 +V5P0V_VCONN Usage Max Units V 4 A Input Powers the core logic and radios. Recommend using 5V if using the CSI cameras. 3.45 V 300 mA Output General use.
Graphics Specifications 4.2 Graphic encoder and decoder support Table 7 Graphics engine encoders and decoders supported Format Decode Level Encode Level H.264 Profiles: CBP, MP, HP Level: L5.2 up to 1080p240, 4kx2kp60 (2x) Bit-rate up to 250 Mbps Profiles: CBP, MP, HP Level: L5.2 up to 1080p240, 4kx2kp60 Bit-rate: up to 250 Mbps MVC CBP, MP HPL5.2 up to 4kx2kp60 CBP, MP HPL5.
Wireless Connectivity 5 Wireless Connectivity The Intel® Joule™ module contains an integrated Intel® Dual Band Wireless-AC 8260 adapter. 5.1 Intel® Dual Band Wireless-AC 8260 highlights 5.1.1 Wi-Fi features · · · · · Dual-band 2.
Wireless Connectivity 5.3 Security − − − − Authentication: WPA and WPA2, 802.1X (EAP-TLS, TTLS, PEAP, LEAP, EAP-FAST), EAP-SIM, EAP-AKA Authentication Protocols: PAP, CHAP, TLS, GTC, MS-CHAP*, MS-CHAPv2 Encryption: 64-bit and 128-bit WEP, AES-CCMP Wi-Fi Direct® Encryption and Authentication: WPA2, AES-CCMP 5.4 Wireless antenna connectors The module contains two MHF4 (U.FL compatible) antenna connectors that are labeled 1 and 2 with a triangle-shaped mark.
SD Card Interface 6 SD Card Interface 6.1 SD card interface features · · · · · · Host clock up to 208 MHz (SDR 104) Supports card detection (insertion/removal) with dedicated card detection signal Meets SD Host Controller Standard Specification version 3.0 Meets SD Physical Layer Specification version 3.01 Only supports SD memory Supports 1.8v signal levels directly; requires an external level shifter to support devices that operate above 1.8V 6.1.
Module Connectors 7.2 Module to expansion board connectors 7.2.1 Module electrostatic discharge ESD testing is performed at the system level, where the module is connected to an expansion board, and not at the module connectors. See the Intel® Joule™ expansion board design guide for more ESD information. 7.2.2 J6 connector interface signals Table 8 J6 connector pin descriptions Pin Signal Name Usage Description 36 +VDD1 Output System 1.8 V 30 +VDD3 Output System 3.
Module Connectors Table 8 J6 connector pin descriptions Pin Signal Name Usage Description 22 PWM_2 Output Programmable pulse width modulator port 2 24 PWM_3 Output Programmable pulse width modulator port 3 65 HPD_SRC Input General purpose input/output for HDMI cable hot plug detect. Instantiates a start-up communication between source and sink HDMI devices. Connected to GPIO_200. 84 BTN_N Input Connected to general purpose button on the expansion board. Connected to GPIO_17.
Module Connectors Table 8 J6 connector pin descriptions Pin Signal Name Usage Description 59 USB_TYPC_CC1 Input/Output USB type-C configuration channel 1. Connected to PMIC CC channel 1 pin. 61 USB_TYPC_CC2 Input/Output USB type-C configuration channel 2. Connected to PMIC CC channel 2 pin. 11 +VRTC Input Real-time clock backup battery input to PMIC.
Module Connectors Table 9 J7 connector pin descriptions Pin Signal Name Usage Description 37 MDSI_A_D2_DN Input/Output MIPI DSI port A data lane 2 negative 76 MDSI_A_D3_DN Input/Output MIPI DSI port A data lane 3 negative 78 MDSI_A_D3_DP Input/Output MIPI DSI port A data lane 3 positive Reserved Do not use; leave disconnected 12,14,38, Reserved 40,69,81, 83, 92, 94, 98, 100 56 BLDRW_0_PWM Output MIPI DSI panel backlight brightness control 58 DISPLAY_0_BKLT_EN Output MIPI DSI pan
Module Connectors 7.3 MIPI*-CSI signal group specifications 7.3.
Module Connectors 7.4 MIPI*-CSI lane mapping diagram Figure 3 MIPI*- CSI lane mapping diagram Sensor CSI‐2‐PHY1.1 x4 System on Module Clock Lane0 Lane1 Lane2 JCAM1 D‐PHY 1.1 MSCI_CLKN_0 MSCI_CLKP_0 MSCI_DN_0 MSCI_DP_0 MSCI_DN_0 MSCI_DP_1 MSCI_DN_2 MSCI_DP_2 MSCI_DN_3 MSCI_DP_3 MSCI_CLKN_2 MSCI_CLKP_2 Lane3 MSCI_CLKN_0 MSCI_CLKP_0 MSCI_DN_0 MSCI_DP_0 MSCI_DN_1 MSCI_DP_1 MSCI_DN_2 MSCI_DP_2 MSCI_DN_3 MSCI_DP_3 MSCI_CLKN_2 MSCI_CLKP_2 ‐OR‐ Sensor CSI‐2‐PHY1.
I2C Interfaces 8 I2C Interfaces The Intel® Joule™ module provides 7 master I2C interfaces. 8.1 I2C features · · · · · ISH_I2C_0 and ISH_I2C_1 support standard, full and fast modes with a maximum data speed of 1.7Mbps I2C_0 through I2C_6 support standard, full, fast and high-speed modes with a maximum data speed of 3.4Mbps I2C master mode only; no support for multi-master mode Clock stretching by slave devices is possible Both 7-bit and 10-bit addressing modes are supported 8.
UART Specifications 10 UART Specifications 10.1 UART availability Table 13 Available UARTS Name Type Flow Control UART0 Full HSUART support - dedicated to Boot Mode strapping on expansion board Yes UART1 Receive / Transmit only None UART2 Full HSUART support Yes ISH UART 0 Full HSUART support Yes Refer to the Intel® Joule™ Expansion Board Design Guide for the specifications and PCB routing guidance for these interfaces.
GPIO Specifications 11.2 Digital microphone ports Intel® Joule™ supports microphones that use the PDM digital microphone standard and attached to the module through the AVS_M interface. Two microphones can share one data line by using time domain multiplexing to the two slots. PDM microphones are enabled and disabled by the clock signal. Absence of clock signal will switch microphone to sleep mode, which can be utilized in system power management.
GPIO Specifications 12.4 Linux* GPIO to function mapping Default configuration for Linux* GPIO number to signal on the Intel® Joule™ module.
Pulse Width Modulators 13 Pulse Width Modulators The default BIOS configuration table defines four dedicated PWM outputs as PWM_0, PWM_1, PWM_2, and PWM_3, each with programmable frequency and duty cycle.
