Manualshelf

Intel 64 and IA-32 Architectures Software Developers Manual Volume 1, Basic Architecture

ManualsBrandsIntel ManualsOtherIntel Pentium 4 Processor 2.80 GHz, 512K Cache, 533 MHz FSB
141142143144145146147148149150
5-24 Vol. 1
INSTRUCTION SET SUMMARY
CVTPD2DQ Convert packed double-precision floating-point values to packed
doubleword integers
CVTTPD2DQ Convert with truncation packed double-precision floating-point
values to packed doubleword integers
CVTDQ2PD Convert packed doubleword integers to packed double-precision
floating-point values
CVTPS2PD Convert packed single-precision floating-point values to packed
double-precision floating-point values
CVTPD2PS Convert packed double-precision floating-point values to packed
single-precision floating-point values
CVTSS2SD Convert scalar single-precision floating-point values to scalar
double-precision floating-point values
CVTSD2SS Convert scalar double-precision floating-point values to scalar
single-precision floating-point values
CVTSD2SI Convert scalar double-precision floating-point values to a
doubleword integer
CVTTSD2SI Convert with truncation scalar double-precision floating-point
values to scalar doubleword integers
CVTSI2SD Convert doubleword integer to scalar double-precision floating-
point value
5.6.2 SSE2 Packed Single-Precision Floating-Point Instructions
SSE2 packed single-precision floating-point instructions perform conversion opera-
tions on single-precision floating-point and integer operands. These instructions
represent enhancements to the SSE single-precision floating-point instructions.
CVTDQ2PS Convert packed doubleword integers to packed single-precision
floating-point values
CVTPS2DQ Convert packed single-precision floating-point values to packed
doubleword integers
CVTTPS2DQ Convert with truncation packed single-precision floating-point
values to packed doubleword integers
5.6.3 SSE2 128-Bit SIMD Integer Instructions
SSE2 SIMD integer instructions perform additional operations on packed words,
doublewords, and quadwords contained in XMM and MMX registers.
MOVDQA Move aligned double quadword.
MOVDQU Move unaligned double quadword
MOVQ2DQ Move quadword integer from MMX to XMM registers
MOVDQ2Q Move quadword integer from XMM to MMX registers