Intel 64 and IA-32 Architectures Software Developers Manual Volume 2A, Instruction Set Reference, A-M

ManualsBrandsIntel ManualsOtherIntel Pentium 4 Processor 2.80 GHz, 512K Cache, 533 MHz FSB

2-16 Vol. 2

INSTRUCTION FORMAT

CR8-CR15 and DR8- DR15. An additional control register (CR8) is defined in 64-bit

mode. CR8 becomes the Task Priority Register (TPR).

In the first implementation of IA-32e mode, CR9-CR15 and DR8-DR15 are not imple-

mented. Any attempt to access unimplemented registers results in an invalid-opcode

exception (#UD).