Intel 64 and IA-32 Architectures Software Developers Manual Volume 2A, Instruction Set Reference, A-M

3-48 Vol. 2
INSTRUCTION SET REFERENCE, A-M
ADDSUBPS—Packed Single-FP Add/Subtract
Description
Adds odd-numbered single-precision floating-point values of the source operand
(second operand) with the corresponding single-precision floating-point values from
the destination operand (first operand); stores the result in the odd-numbered
values of the destination operand.
Subtracts the even-numbered single-precision floating-point values in the source
operand from the corresponding single-precision floating values in the destination
operand; stores the result into the even-numbered values of the destination
operand.
The source operand can be a 128-bit memory location or an XMM register. The desti-
nation operand is an XMM register. See Figure 3-4.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to
access additional registers (XMM8-XMM15).
Opcode Instruction
64-Bit
Mode
Compat/
Leg Mode Description
F2 0F D0 /r ADDSUBPS xmm1,
xmm2/m128
Valid Valid Add/subtract
single-precision
floating-point
values from
xmm2/m128 to
xmm1.
Figure 3-4. ADDSUBPS—Packed Single-FP Add/Subtract
20
$''68%36[PP[PPP
5(68/7
[PP
[PP
P
[PP>@
[PPP>@
>@
[PP>@
[PPP>@
>@
[PP>@[PP
P>@
>@
[PP>@
[PPP>@
>@
>@ >@ >@ >@