Datasheet

ManualsBrandsKEMET ManualsCapacitorsCeramic Capacitor 2.2uF, 6.3VDC, 0402, ±10 %

1© KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard C1006_X5R_SMD • 11/9/2018

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

One world. One KEMET

Benets

• −55°Cto+85°Coperatingtemperaturerange

• Lead (Pb)-free, RoHS and REACH compliant

• Temperature stable dielectric

• EIA 0201, 0402, 0603, 0805, 1206, 1210, and 1812 case

sizes

• DCvoltageratingsof4V,6.3V,10V,16V,25V,35V,and

50V

• Capacitanceofferingsrangingfrom0.01μFto100μF

• Available capacitance tolerances of ±10% and ±20%

• Non-polardevice,minimizinginstallationconcerns

• 100%puremattetin-platedterminationnishallowingfor

excellent solderability

Applications

Typicalapplicationsincludedecoupling,bypass,and

ltering.

Overview

KEMET’sX5Rdielectricfeaturesan85°Cmaximum

operatingtemperatureandisconsidered“semi-stable.”

TheElectronicsComponents,Assemblies&Materials

Association(EIA)characterizesX5RdielectricasaClass

IImaterial.Componentsofthisclassicationarexed,

ceramic dielectric capacitors suited for bypass and

decouplingapplicationsorforfrequencydiscriminating

circuitswhereQandstabilityofcapacitancecharacteristics

arenotcritical.X5Rexhibitsapredictablechangein

capacitancewithrespecttotimeandvoltageandboastsa

minimalchangeincapacitancewithreferencetoambient

temperature.Capacitancechangeislimitedto±15%from

−55°Cto+85°C.

SurfaceMountMultilayerCeramicChipCapacitors(SMDMLCCs)

X5R Dielectric, 4 – 50 VDC (Commercial Grade)

Ordering Information

C 1206 C 107 M 9 P A C TU

Ceramic

Case Size

(L" x W")

Specication/

Series

Capacitance

Code (pF)

Capacitance

Tolerance

RatedVoltage

(VDC)

Dielectric

Failure Rate/

Design

TerminationFinish

Packaging/Grade

(C–Spec)

0201

0402

0603

0805

1206

1210

C = Standard Two

signicant

digitsand

number of

zeros.

K = ±10%

M = ±20%

7 = 4

9 = 6.3

8 = 10

4 = 16

3 = 25

6 = 35

5 = 50

P = X5R A = N/A C = 100% matte Sn See

"Packaging

C-Spec

Ordering

Options Table"

Additional termination nish options may be available. Contact KEMET for details.

Click image above for interactive 3D content

Open PDF in Adobe Reader for full functionality

Summary of content (21 pages)

PAGE 1
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Overview KEMET’s X5R dielectric features an 85°C maximum operating temperature and is considered “semi-stable.” The Electronics Components, Assemblies & Materials Association (EIA) characterizes X5R dielectric as a Class II material.
PAGE 2
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Packaging C-Spec Ordering Options Table Packaging/Grade Ordering Code (C-Spec) Packaging Type1 Bulk Bag/Unmarked 7" Reel/Unmarked 13" Reel/Unmarked 7" Reel/Marked 13" Reel/Marked 7" Reel/Unmarked/2mm pitch2 13" Reel/Unmarked/2mm pitch2 Not required (Blank) TU 7411 (EIA 0603 and smaller case sizes) 7210 (EIA 0805 and larger case sizes) TM 7040 (EIA 0603) 7215 (EIA 0805 and larger case sizes) 7081 708
PAGE 3
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Qualification/Certification Commercial Grade products are subject to internal qualification. Details regarding test methods and conditions are referenced in Table 4, Performance & Reliability. Environmental Compliance Lead (Pb)-free, RoHS, and REACH compliant without exemptions.
PAGE 4
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Post Environmental Limits High Temperature Life, Biased Humidity, Moisture Resistance Dielectric Rated DC Voltage Capacitance Value Dissipation Factor (Maximum %) < 1.0 µF 7.5 ≥ 1.0 µF 20.0 < 2.2 µF 7.5 ≥ 2.2 µF 20.0 < 0.56 µF 7.5 ≥ 0.56 µF 20.
PAGE 5
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 1 – Capacitance Range/Selection Waterfall (0201 – 0805 Case Sizes) 9 8 4 7 9 8 4 3 5 7 9 8 4 3 5 7 9 8 4 3 5 Rated Voltage (VDC) 10 16 4 6.3 10 16 25 50 4 6.3 10 16 25 50 4 6.
PAGE 6
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 1 – Capacitance Range/Selection Waterfall (1206 – 1812 Case Sizes) 3 6 5 3 6.
PAGE 7
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 2A – Chip Thickness/Tape & Reel Packaging Quantities Paper Quantity1 Plastic Quantity Thickness Code Case Size1 Thickness ± Range (mm) 7" Reel 13" Reel 7" Reel 13" Reel AB BB BE BF CG CJ CK DN DP DL DE DF DG DH EB EK EC ED EE EF EP EH FD FE FF FG FH FJ FT FK FS GK 0201 0402 0402 0402 0603 0603 0603 0805 0805 0805 0805 0805 0805 0805 1206 1206 1206 1206 1206 1206 1206 1206 1210 1210 121
PAGE 8
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 2B – Bulk Packaging Quantities Loose Packaging Packaging Type Bulk Bag (default) Packaging C-Spec1 N/A 2 Case Size Packaging Quantities (pieces/unit packaging) EIA (in) Metric (mm) 0402 0603 0805 1206 1210 1808 1005 1608 2012 3216 3225 4520 1812 1825 2220 2225 4532 4564 5650 5664 Minimum Maximum 50,000 1 20,000 The "Packaging C-Spec" is a 4 to 8 digit code which identifies the pa
PAGE 9
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 3 – Chip Capacitor Land Pattern Design Recommendations per IPC–7351 EIA Size Code Metric Size Code 0201 Density Level A: Maximum (Most) Land Protrusion (mm) Density Level B: Median (Nominal) Land Protrusion (mm) Density Level C: Minimum (Least) Land Protrusion (mm) C Y X V1 V2 C Y X V1 V2 C Y X V1 V2 0603 0.38 0.56 0.52 1.80 1.00 0.33 0.46 0.42 1.50 0.80 0.28 0.
PAGE 10
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Soldering Process Recommended Soldering Technique: • Solder wave or solder reflow for EIA case sizes 0603, 0805 and 1206 • All other EIA case sizes are limited to solder reflow only Recommended Reflow Soldering Profile: KEMET’s families of surface mount multilayer ceramic capacitors (SMD MLCCs) are compatible with wave (single or dual), convection, IR or vapor phase reflow techniques.
PAGE 11
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Table 4 – Performance & Reliability: Test Methods and Conditions Stress Reference Test or Inspection Method Terminal Strength JIS–C–6429 Appendix 1, Note: Force of 1.8 kg for 60 seconds. Board Flex JIS–C–6429 Appendix 2, Note: Standard termination system – 2.0 mm (minimum) for all except 3 mm for C0G. Flexible termination system – 3.0 mm (minimum). Magnification 50 X.
PAGE 12
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Construction (Typical) Detailed Cross Section Dielectric Material (BaTiO3) Barrier Layer (Ni) Termination Finish (100% Matte Sn) Dielectric Material (BaTiO3) End Termination/ External Electrode (Cu) Inner Electrodes (Ni) End Termination/ External Electrode (Cu) Barrier Layer (Ni) Termination Finish (100% Matte Sn) Inner Electrodes (Ni) © KEMET Electronics Corporation • KEMET Tower • One East Browar
PAGE 13
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Capacitor Marking (Optional): These surface mount multilayer ceramic capacitors are normally supplied unmarked. If required, they can be marked as an extra cost option. Marking is available on most KEMET devices, but must be requested using the correct ordering code identifier(s).
PAGE 14
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Capacitor Marking (Optional) cont’d Capacitance (pF) For Various Alpha/Numeral Identifiers Numeral Alpha Character 9 A 0.10 1.0 10 100 1,000 10,000 B 0.11 1.1 11 110 1,100 11,000 C 0.12 1.2 12 120 1,200 12,000 D 0.13 1.3 13 130 1,300 E 0.15 1.
PAGE 15
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Tape & Reel Packaging Information KEMET offers multilayer ceramic chip capacitors packaged in 8, 12 and 16 mm tape on 7" and 13" reels in accordance with EIA Standard 481. This packaging system is compatible with all tape-fed automatic pick and place systems. See Table 2 for details on reeling quantities for commercial chips.
PAGE 16
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Figure 1 – Embossed (Plastic) Carrier Tape Dimensions P2 T T2 ØD0 (10 pitches cumulative tolerance on tape ±0.2 mm) P0 A0 E1 F K0 B1 E2 B0 S1 W P1 T1 Center Lines of Cavity ØD1 Cover Tape B1 is for tape feeder reference only, including draft concentric about B0.
PAGE 17
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Figure 2 – Punched (Paper) Carrier Tape Dimensions T Po ØDo (10 pitches cumulative tolerance on tape ±0.
PAGE 18
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Packaging Information Performance Notes 1. Cover Tape Break Force: 1.0 kg minimum. 2. Cover Tape Peel Strength: The total peel strength of the cover tape from the carrier tape shall be: Tape Width Peel Strength 8 mm 0.1 to 1.0 newton (10 to 100 gf) 12 and 16 mm 0.1 to 1.3 newton (10 to 130 gf) The direction of the pull shall be opposite the direction of the carrier tape travel.
PAGE 19
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Figure 6 – Reel Dimensions Full Radius, See Note W3 (Includes flange distortion at outer edge) Access Hole at Slot Location (Ø 40 mm minimum) W2 D A (See Note) N C (Arbor hole diameter) B (see Note) (Measured at hub) W1 (Measured at hub) If present, tape slot in core for tape start: 2.5 mm minimum width x 10.
PAGE 20
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) Figure 7 – Tape Leader & Trailer Dimensions Embossed Carrier Punched Carrier 8 mm & 12 mm only END Carrier Tape Round Sprocket Holes START Top Cover Tape Elongated Sprocket Holes (32 mm tape and wider) Trailer 160 mm minimum Components 100 mm minimum leader 400 mm minimum Top Cover Tape Figure 8 – Maximum Camber Elongated Sprocket Holes (32 mm & wider tapes) Carrier Tape Round Sprocket Holes
PAGE 21
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs) X5R Dielectric, 4 – 50 VDC (Commercial Grade) KEMET Electronics Corporation Sales Oﬃces For a complete list of our global sales oﬃces, please visit www.kemet.com/sales. Disclaimer All product specifications, statements, information and data (collectively, the “Information”) in this datasheet are subject to change.