Technical Specification (TM01LA-N)
History Ver.
Contents 1. Product Introduction ...................................................................................................... 5 1.1 Block Diagram ...................................................................................................... 5 1.2 Environmental Specifications ............................................................................... 6 1.3 Electrical Specifications ....................................................................................... 6 1.3.
. GNSS ........................................................................................................................ 25 4.1 GNSS Characteristics ........................................................................................ 26 4.2 GNSS Antenna Interface .................................................................................... 26 4.3 Active antenna Powering the External LNA .......................................................
1. Product Introuction The TM01LA-N are designed for the automotive industry. They support LTE, WCDMA and GSM air Interface standards. They also have Global Navigation satellite system (GNSS) capabilities including GPS and GLONASS. The TM01LA-N are based on the Qualcomm MDM9215 wireless chipsets and support the following bands. Table 1. Supported Band Region Band NA TML1-E LTE B2/B4/B5/B7/ B12/B17 WCDM A B2/B4/B5 GSM GSM850/PCS1900 GNSS Voice TML1-C O O 1.1 Block Diagram Figure 1.1.
1.2 Environmental Specifications The environmental specification for operating and storage of the TM01LA-N are defined in the the table below. Table 2. Environmental Specifications Parameter Temperature Range Operating Temperature -40℃ to 85℃ Storage Temperature -40℃ to +90℃ Humidity 95% or less 1.3 Electrical Specifications This section provides details for some of the key electrical specifications of the TM01LA-N embedded modules. 1.3.
1.3.2 Current Consumption Table 4.
[TOP View] [Side view] [TOP View] 1.4.
0.75mm(R0.2) 0.85mm(R0.2) 0.95mm [TOP View] 1.5 PCB information 1.5.1 PCB Stack up Layer 1 2 3 4 5 Meterial PSR Copper Pre-Preg Copper Pre-Preg Copper Pre-Preg Copper Pre-Preg Copper DK 0.025 0.035 0.060 0.025 0.060 0.025 0.060 0.025 0.110 0.015 9/30 3.98 3.98 3.98 4.
6 7 8 9 10 Core Copper Pre-Preg Copper Pre-Preg Copper Pre-Preg Copper Pre-Preg Copper PSR 4.41 0.100 0.015 0.110 0.025 0.060 0.025 0.060 0.025 0.060 0.035 0.025 0.980 4.15 3.98 3.98 3.98 1.5.2 PCB via structure 2. Pin Definitions Pin No. Name Direction Description 12 ANT_MAIN Input/Output 15 ANT_DIVERSITY Input ANT_GNSS Input 81,82,91,92 +3.7V_VPWR Input Power Supply Input 114 VREG_MDME Output Voltage Reference Output (1.8V) 84 VDD_AUDIO_3.
USB Pads 185 USB_VBUS Input USB Power Supply 198 USB_D+ Input/Output Differential data interface positive 183 USB_D- Input/Output Differential data interface negative 199 USB_ID Input USB ID 153 UART_RXD Output Receive Data (UART1) 169 UART_TXD Input Transmit Data (UART1) 154 UART2_RXD Output UART2 Receive Data 170 UART2_TXD Input UART2 Transmit Data 146 VREG_USIM Output Supply output for an UIM card 177 UIM_DET Input Detection of an external UIM card 162 UIM_RESET
ADC I/F Pads 129 ADC2 Input Analog to Digital Converter Input 204 ADC1 Input Analog to Digital Converter Input LED Output LED Driver control 171 SPI_CLK Output SPI Serial Clock 186 SPI_MISO Input SPI Serial input 201 SPI_MOSI Output SPI Serial output 202 SPI_CS_N Output SPI Chip Select ON/OFF Input ON/OFF Control 140 SDIO_DATA0 Input/Output SDIO Data bit 0 122 SDIO_DATA1 Input/Output SDIO Data bit 1 141 SDIO_DATA2 Input/Output SDIO Data bit 2 142 SDIO_DATA3 Input/
112 WIFI_CLK_REQ Reserved 120 WIFI_RESET_N Reserved 180 GPIO68 Reserved 181 GPIO65 Reserved 182 GPIO66 Reserved 197 GPIO67 Reserved 158 PBL_STATUS/HSIC_RST_N Reserved 145 XO_OUT 155 UART_RTS/ 156 UART_CTS/ Reserved 160 TCU_PCM_RXD Reserved 165 WAKE_N Reserved 176 TCU_PCM_CLK Reserved 191 TCU_PCM_FRAME Reserved 192 TCU_PCM_TXD Reserved 200 I2S_MCLK Reserved 205 NDR_PULSE Reserved 149 GPIO_49 Reserved Clock Reserved Reserved Ground 1,4,5,6,7, 8,9,10,11,13,
The ON/OFF signal is internally pulled up to an internal 1.8V reference voltage. An open drain transistor should be connected to this pin to generate a low pulse. This pin should not be driven high external to the TM01LA-N embedded module. 2.2.1 ON/OFF Timing (TBD) The ON/OFF pin is a low pulse toggle control. The first pulse powers the TM01LA-N ON, a second pulse instructs the TM01LA-N to begin the Shutdown process.
Table8. Power-ON Sequence Symbol Definitions (TBD) Symbol Parameter Boot t ON t OFF t pwroff t pwrrmv t HI Turn ON Pulse duration Turn OFF Pulse duration Time to Power OFF Time +3.7V_VPWR must be maintained after VREG_MDME goes inactive Time required for ON/OFF to be high prior to OFF pulse. Min TBD TBD - Typ TBD TBD TBD Max TBD TBD In process Complete TBD TBD T pwroff is the time between when a power OFF pulse is complete and when shutdown is completed by the TM01LA-N devices.
Device Network Standard Parameter TM01LA-N GSM WCDMA LTE DRX DRX DRX The DRX cycle index values are broadcast by the wireless network on which the TM01LA-N embedded module is registered. While in Deep Sleep mode the functions of the TM01LA-N are limited as defined in the following table. Table10.
The TM01LA-N has a High Speed USB2.0 compliant, peripheral only interface. The TM01LA-N don’t support OTG. The TM01LA-N will not be damaged if a valid USB_VBUS is supplied while the main DC power is not supplied. Table10. USB Characteristics USB USB_VBUS 1 Voltage range Maximum Current draw 1 Maximum Input Capacitance (Min ESR = 50 mΩ) Value Units 2.0 – 5.25 1 10 V mA μF With the TM01LA-N device powered ON. 2.4 UART The TM01LA-N has two UART interfaces.
The TM01LA-N defines 10 GPIOs for customer use. Table14. GPIO Inferface PADs Pin No. Name Direction Description 172 GPIO1 Pull-Down Available-GPIO 128 GPIO2 Pull-Down Available-GPIO 150 GPIO3 Pull-Down Available-GPIO 164 GPIO4 Pull-Down Available-GPIO 139 GPIO5 Pull-Down Available-GPIO 189 GPIO6 Pull-Down Available-GPIO 137 GPIO7 Pull-Down Available-GPIO 138 GPIO8 Pull-Down Available-GPIO 148 GPIO9 Pull-Down Available-GPIO 130 GPIO10 Pull-Down Available-GPIO 2.
The TM01LA-N provides an interface to allow an external application to RESET the module as well as an output to indicate the current RESET state or control an external device. The RESIN_N signal is pulled-up internal to the TM01LA-N. An open collector transistor or equivalent should be used to Ground the signal when necessary to RESET the module. Note: Use of the RESIN_N signal to RESET the TM01LA-N could result in memory corruption if used inappropriately.
The TM01LA-N provides two ADC inputs. The interface information is provided in the tables below. Table18. ADC Interface Characteristics ADC ADCx Full-Scale Voltage Level Resolution Sample rate Input Impedance Value Units 0.05 ~ 1.75 15 1.15 (tbd) >4 V bit KHz MΩ 2.11 LED driver The TM01LA-N provides an LED driver. The LED driver is a programmable current sink. Table19. LED Inferface PAD Pin No. Name Direction Description 188 LED Output LED Driver control 2.
A CLK signal An O signal An I signal A CS (Chip Select) signal The following features are available on the SPI bus : Master-only mode operation SPI speed is from 128 kbit/s to 26Mbit/s in master mode operation 4-wire interface 4 to 32 bits data length. (TBD) Table21. SPI Inferface PADs Pin No. Name Direction Description 171 SPI_CLK Output SPI Serial Clock 186 SPI_MISO Input SPI Serial input 201 SPI_MOSI Output SPI Serial output 202 SPI_CS_N Output SPI Chip Select 2.
124 TDI Input Debugging 190 TMS Input Debugging 175 TCK Input Debugging 143 RTCK Output Debugging 174 TDO Output Debugging 206 JTAG_PS_HOLD Input Debugging 166 JTAG_RESIN_NN Input Debugging 113 VREG_MDME Output Power Supply JTAG (1.8V) 3. RF Specification The specifications for the LTE, GSM and WCDMA interfaces are defined. TM01LA-N is designed to be compliant with the standard shown in the table below. Table24.
Table25. Band WCDMA Band 2 Power Level WCDMA Band 4 Power Level WCDMA Band 5 Power Level Method (UL CH) Specification Measure Max and Min Transmit Power of Low Channel (CH=9263) in WCDMA B2 Mode Max Power : 21.5~25.5dBm Min Power : ≤ -50dBm Measure Max and Min Transmit Power of Middle Channel (CH=9400) in WCDMA B2 Mode Measure Max and Min Transmit Power of High Channel (CH=9537) in WCDMA B2 Mode Max Power : 21.5~25.5dBm Min Power : ≤ -50dBm Max Power : 21.5~25.
The Maximum / Minimum Transmitter Output Power of the TM01LA-N are specified in the following table. Table27.
sensitivity level(DUAL) Measure BLER of Mid Channel (900) in Band1 Measure BLER of High Channel (1150) in Band1 BAND 4 Reference sensitivity level(DUAL) BAND 5 Reference sensitivity level(DUAL) BAND 7 Reference sensitivity level(DUAL) BAND 12 Reference sensitivity level(DUAL) BAND 17 Reference sensitivity level(DUAL) Measure BLER of Low Channel (2000) in Band4 Measure BLER of Mid Channel (2175) in Band4 Measure BLER of High Channel (2350) in Band4 Measure BLER of Low Channel (2450) in Band5 Measure B
DCS1800 Power Level PCS1900 Power Level Measure Max Transmit Power of Low Channel (CH=512) in DCS1800 Mode Measure Max Transmit Power of Middle Channel (CH=660) in DCS1800 Mode Measure Max Transmit Power of High Channel (CH=885) in DCS1800 Mode Measure Max Transmit Power of Low Channel (CH=512) in DCS1900 Mode Measure Max Transmit Power of Middle Channel (CH=660) in DCS1900 Mode Measure Max Transmit Power of High Channel (CH=810) in DCS1900 Mode Max Power : 28.0~30.5dBm Max Power : 28.0~30.
gpsOne with global navigation satellite system (GNSS) support ■ Global positioning system (GPS) ¨ □ Next-generation gpsOne™ solution with enhanced GNSS engine and low power tracking ¨ □ Enhanced navigation 3.
Glonass L1 FDMA RF Impedance VSWR max 1597.5 – 1605.8 MHz 50 Ω 2:1 RX 4.3 Active antenna Powering the External LNA The external LNA needs a source of power. Many of the active antennas accept a 3 volt or 5 volt DC voltage that is impressed upon the RF signal line. This voltage is not supplied by the TM01LA-N, but can be easily supplied by the host design. 4.3.1 External LNA Enable The electrical characteristics of the GNSS_LNA_EN signal are: Table32.
GPIO7 : GNSS POWER EN 29/30
FCC Part 15.19 Statements: This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. FCC Part 15.21 statement Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.
