Datasheet

4
LTC1864L/LTC1865L
sn18645L 18645Lfs
LTC1864L/LTC1865L
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
V
CC
Supply Voltage 2.7 3.6 V
f
SCK
Clock Frequency DC 8 MHz
t
CYC
Total Cycle Time 16 • SCK + t
CONV
µs
t
SMPL
Analog Input Sampling Time (Note 5) LTC1864L 16 SCK
LTC1865L 14 SCK
t
suCONV
Setup Time CONV Before First SCK 60 ns
(See Figure 1)
t
hDI
Hold Time SDI After SCK LTC1865L 30 ns
t
suDI
Setup Time SDI Stable Before SCK LTC1865L 30 ns
t
WHCLK
SCK High Time f
SCK
= f
SCK(MAX)
45% 1/f
SCK
t
WLCLK
SCK Low Time f
SCK
= f
SCK(MAX)
45% 1/f
SCK
t
WHCONV
CONV High Time Between Data t
CONV
µs
Transfer Cycles
t
WLCONV
CONV Low Time During Data Transfer 16 SCK
t
hCONV
Hold Time CONV Low After Last SCK 26 ns
LTC1864L/LTC1865L
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
t
CONV
Conversion Time (See Figure 1) 3.7 4.66 µs
f
SMPL(MAX)
Maximum Sampling Frequency 150 kHz
t
dDO
Delay Time, SCK to SDO Data Valid C
LOAD
= 20pF 45 55 ns
60 ns
t
dis
Delay Time, CONV to SDO Hi-Z 55 120 ns
t
en
Delay Time, CONV to SDO Enabled C
LOAD
= 20pF 35 120 ns
t
hDO
Time Output Data Remains C
LOAD
= 20pF 515 ns
Valid After SCK
t
r
SDO Rise Time C
LOAD
= 20pF 25 ns
t
f
SDO Fall Time C
LOAD
= 20pF 12 ns
RECO E DED OPERATI G CO DITIO S
UUUUWW
TI I G CHARACTERISTICS
UW
The denotes specifications which apply over the
full operating temperature range, otherwise specifications are T
A
= 25°C.
The
denotes specifications which apply over the full operating temperature
range, otherwise specifications are T
A
= 25°C. V
CC
= 2.7V, V
REF
= 2.5V, f
SCK
= f
SCK(MAX)
as defined in Recommended Operating
Conditions, unless otherwise noted.
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: Integral nonlinearity is defined as deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 4: Channel leakage current is measured while the part is in sample
mode.
Note 5: Assumes f
SCK
= f
SCK(MAX)
In the case of the LTC1864L SCK does
not have to be clocked during this time if the SDO data word is not
desired. In the case of the LTC1865L a minimum of 2 clocks are required
on the SCK input after CONV falls to configure the MUX during this time.