Datasheet

ManualsBrandsLinear Technology ManualsData & Signal ConvertersRMS/DC Converter IC MSOP

LTC1966

sn1966 1966fas

APPLICATIO S I FOR ATIO

WUUU

(≈0.7 • 1.8 ≈ 1.3Hz) than with 1µF alone. To adjust the

bandwidth of either of them, simply scale all the capaci-

tors by a common multiple, and leave the resistors

unchanged.

The step responses of the LTC1966 with 1µF-only and with

the two post filters are shown in Figure 15. This is the

rising edge RMS output response to a 10Hz input starting

at t = 0. Although the falling edge response is the worst

case for settling, the rising edge illustrates the ripple that

these post filters are designed to address, so the rising

edge makes for a better intuitive comparison.

The initial rise of the LTC1966 will have enhanced slew rates

with DC and very low frequency inputs due to saturation

effects in the ∆Σ modulator. This is seen in Figure 15 in two

ways. First, the 1µF-only output is seen to rise very quickly

in the first 40ms. The second way this effect shows up is

that the post filter outputs have a modest overshoot, on the

order of 3mV to 4mV, or 3% to 4%. This is only an issue

with input frequency bursts at 50Hz or less, and even with

the overshoot, the settling to a given level of accuracy

improves due to the initial speedup.

As predicted by Figure 6, the DC error with 1µF is well

under 1mV and is not noticeable at this scale. However, as

predicted by Figure 8, the peak error with the ripple from

a 10Hz input is much larger, in this case about 5mV. As can

be clearly seen, the post filters reduce this ripple. Even the

wider bandwidth of Figure 13’s filter is seen to cut the

ripple down substantially (to <1mV) while the settling to

1% happens faster. With the narrower bandwidth of Figure

14’s filter, the step response is somewhat slower, but the

double frequency output ripple is just 180µV.

Figure 16 shows the step response of the same three cases

with a burst of 60Hz rather than 10Hz. With 60Hz, the initial

portion of the step response is free of the boost seen in

Figure 15 and the two post-filter responses have less than

1% overshoot. The 1µF-only case still has noticeable

120Hz ripple, but both filters have removed all detectable

ripple on this scale. This is to be expected; the first order

filter will reduce the ripple about 6:1 for a 6:1 change in

frequency, while the third order filters will reduce the

ripple about 6

:1 or 216:1 for a 6:1 change in frequency.

Again, the two filter topologies have the same relative

shape, so the step response and ripple filtering trade-offs

of the two are the same, with the same performance of

each possible with the other by scaling it accordingly.

Figures 17 and 18 show the peak error vs. frequency for a

selection of capacitors for the two different filter topolo-

gies. To keep the clean step response, scale all three

capacitors within the filter. Scaling the buffered topology

of Figure 13 is simple because the capacitors are in a

10:1:10 ratio. Scaling the DC accurate topology of Figure

14 can be done with standard value capacitors; one decade

of scaling is shown in Table 2.

Table 2: One Decade of Capacitor Scaling for Figure 14 with EIA

Standard Values

AVE

= C

1µF 0.22µF

1.5µF 0.33µF

2.2µF 0.47µF

3.3µF 0.68µF

4.7µF1µF

6.8µF1.5µF

Figure 16. Step Responses with 60Hz Burst

Figure 15. Step Responses with 10Hz Burst

INPUT

BURST

200mV/

DIV

20mV/

DIV

1µF ONLY

FIGURE 13

FIGURE 14

STEP

RESPONSE

100ms/DIV

1966 F15