Owners manual

System
H3 Datasheet(Revision1.2) Copyright© 2015 Allwinner Technology Co.,Ltd.All Rights Reserved. Page 121
23:4
/
/
/
3:0
R/W
0x0
CLK_DIV_RATIO_M.
Clock Divide Ratio (m)
The pre-divided clock is divided by (m+1). The divider is from 1 to 16.
4.3.5.39. DEINTERLACE Clock Register (Default Value: 0x00000000)
Offset: 0x0124
Register Name: DEINTERLACE_CLK_REG
Bit
R/W
Default/Hex
Description
31
R/W
0x0
SCLK_GATING.
Gating Special Clock
0: Clock is OFF
1: Clock is ON
SCLK = Clock Source/ Divider M
30:27
/
/
/
26:24
R/W
0x0
CLK_SRC_SEL.
Clock Source Select
000: PLL_PERIPH0
001: PLL_PERIPH1
Others: /
23:4
/
/
/
3:0
R/W
0x0
CLK_DIV_RATIO_M.
Clock Divide Ratio (m)
The pre-divided clock is divided by (m+1). The divider is from 1 to 16.
4.3.5.40. CSI_MISC Clock Register (Default Value: 0x00000000)
Offset: 0x0130
Register Name: CSI_MISC_CLK_REG
Bit
R/W
Default/Hex
Description
31
R/W
0x0
MIPI_CSI_CFG.
0: Clock is OFF
1: Clock is ON.
This clock = OSC24M.
30:0
/
/
/
4.3.5.41. CSI Clock Register (Default Value: 0x00000000)
Offset: 0x0134
Register Name: CSI_CLK_REG
Bit
R/W
Default/Hex
Description
31
R/W
0x0
CSI_SCLK_GATING.
Gating Special Clock
confidential