Manualshelf

Owners manual

ManualsBrandsLinkSprite ManualsComputer HardwarepcDuino4 Nano A33 Quad Core Single Board Computer
131132133134135136137138139140
System
H3 Datasheet(Revision1.2) Copyright© 2015 Allwinner Technology Co.,Ltd.All Rights Reserved. Page 133
28:20
R/W
0x0
WAVE_STEP.
Wave step.
19
/
/
/
18:17
R/W
0x0
FREQ.
Frequency.
00: 31.5KHz
01: 32KHz
10: 32.5KHz
11: 33KHz
16:0
R/W
0x0
WAVE_BOT.
Wave Bottom.
4.3.5.67. PLL_GPU Pattern Control Register (Default Value: 0x00000000)
Offset: 0x029C
Register Name: PLL_GPU_PAT_CTRL_REG
Bit
R/W
Default/Hex
Description
31
R/W
0x0
SIG_DELT_PAT_EN.
Sigma-Delta Pattern Enable.
30:29
R/W
0x0
SPR_FREQ_MODE.
Spread Frequency Mode.
00: DC=0
01: DC=1
1X: Triangular
28:20
R/W
0x0
WAVE_STEP.
Wave Step.
19
/
/
/
18:17
R/W
0x0
FREQ.
Frequency.
00: 31.5KHz
01: 32KHz
10: 32.5KHz
11: 33KHz
16:0
R/W
0x0
WAVE_BOT.
Wave Bottom.
4.3.5.68. PLL_PERIPH1 Pattern Control Register (Default Value: 0x00000000)
Offset: 0x02A4
Register Name: PLL_PERIPH1_PAT_CTRL_REG
Bit
R/W
Default/Hex
Description
31
R/W
0x0
SIG_DELT_PAT_EN.
Sigma-Delta Pattern Enable.
30:29
R/W
0x0
SPR_FREQ_MODE.
confidential