Manualshelf

Owners manual

ManualsBrandsLinkSprite ManualsComputer HardwarepcDuino4 Nano A33 Quad Core Single Board Computer
291292293294295296297298299300
System
H3 Datasheet(Revision1.2) Copyright© 2015 Allwinner Technology Co.,Ltd.All Rights Reserved. Page 298
4.21.5.77. 0x214 ADC DRC Right Peak Filter High Attack Time Coef Register(Default Value: 0x0000_000B)
Offset: 0x214
Register Name: AC_ADC_DRC_RPFHAT
Bit
R/W
Default/Hex
Description
15:11
/
/
/
10:0
R/W
0x000B
The left peak filter attack time parameter setting, which determine by the
equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (1ms)
4.21.5.78. 0x218 ADC DRC Peak Filter Low Attack Time Coef Register(Default Value: 0x000077BF)
Offset: 0x218
Register Name: AC_ADC_DRC_RPFLAT
Bit
R/W
Default/Hex
Description
15:0
R/W
0x77BF
The left peak filter attack time parameter setting, which determine by the
equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (1ms)
4.21.5.79. 0x21C ADC DRC Left Peak Filter High Release Time Coef Register(Default Value: 0x000000FF)
Offset: 0x21C
Register Name: AC_ADC_DRC_LPFHRT
Bit
R/W
Default/Hex
Description
15:11
/
/
/
10:0
R/W
0x00FF
The left peak filter release time parameter setting, which determine by the
equation that RT = exp(-2.2Ts/tr). The format is 3.24. (100ms)
4.21.5.80. 0x220 ADC DRC Left Peak Filter Low Release Time Coef Register(Default Value: 0x0000E1F8)
Offset: 0x220
Register Name: AC_ADC_DRC_LPFLRT
Bit
R/W
Default/Hex
Description
15:0
R/W
0xE1F8
The left peak filter release time parameter setting, which determine by the
equation that RT = exp(-2.2Ts/tr). The format is 3.24. (100ms)
4.21.5.81. 0x224 ADC DRC Right Peak filter High Release Time Coef Register(Default Value: 0x000000FF)
Offset: 0x224
Register Name: AC_ADC_DRC_RPFHRT
Bit
R/W
Default/Hex
Description
15:11
/
/
/
10:0
R/W
0x00FF
The left peak filter attack time parameter setting, which determine by the
equation that RT = exp(-2.2Ts/tr). The format is 3.24. (100ms)
confidential