Owners manual

Memory
H3 Datasheet(Revision1.2) Copyright© 2015 Allwinner Technology Co.,Ltd.All Rights Reserved. Page 357
D(0)
CMD
D(n-1)
NDFC_CLE
NDFC_CE#
NDFC_WE#
NDFC_RE
NDFC_ALE
NDFC_RB#
NDFC_IOx
t16
t14
t12 t13
Figure 5-8. Waiting R/B# ready Diagram
D(0)
CMD
D(n-1)
NDFC_CLE
NDFC_CE#
NDFC_WE#
NDFC_RE
NDFC_ALE
NDFC_RB#
NDFC_IOx
t17
Figure 5-9. WE# high to RE# low Timing Diagram
confidential