Owners manual

ManualsBrandsLinkSprite ManualsComputer HardwarepcDuino4 Nano A33 Quad Core Single Board Computer

8.6.5.1. System setup and I2S/PCM initialization ................................................................................... 527

8.6.5.2. The channel setup and DMA setup ........................................................................................... 527

8.6.5.3. Enable and disable the I2S/PCM ............................................................................................... 527

8.6.6. I2S/PCM Register List ........................................................................................................................ 528

8.6.7. I2S/PCM Register Description ........................................................................................................... 528

8.6.7.1. I2S/PCM Control Register(Default Value: 0x00060000) ............................................................ 528

8.6.7.2. I2S/PCM Format Register0 (Default Value: 0x00000033) ......................................................... 530

8.6.7.3. I2S/PCM Format Register1 (Default Value: 0x00000030) ......................................................... 531

8.6.7.4. I2S/PCM Interrupt Status Register(Default Value: 0x00000010) .............................................. 532

8.6.7.5. I2S/PCM RX FIFO Register(Default Value: 0x00000000) ........................................................... 533

8.6.7.6. I2S/PCM FIFO Control Register (Default Value: 0x000400F0) ................................................... 533

8.6.7.7. I2S/PCM FIFO Status Register (Default Value: 0x10800000)..................................................... 534

8.6.7.8. I2S/PCM DMA & Interrupt Control Register(Default Value: 0x00000000) ............................... 535

8.6.7.9. I2S/PCM TX FIFO Register(Default Value: 0x00000000) ........................................................... 536

8.6.7.10. I2S/PCM Clock Divide Register(Default Value: 0x00000000) .................................................. 536

8.6.7.11. I2S/PCM TX Counter Register(Default Value: 0x00000000) .................................................... 537

8.6.7.12. I2S/PCM RX Counter Register(Default Value: 0x00000000) ................................................... 537

8.6.7.13. I2S/PCM Channel Configuration Register(Default Value: 0x00000000) ................................. 537

8.6.7.14. I2S/PCM TXn Channel Select Register(Default Value: 0x00000000) ....................................... 538

8.6.7.15. I2S/PCM TXn Channel Mapping Register(Default Value: 0x00000000) .................................. 539

8.6.7.16. I2S/PCM RX Channel Select Register(Default Value: 0x00000000) ......................................... 540

8.6.7.17. I2S/PCM RX Channel Mapping Register(Default Value: 0x00000000) .................................... 540

8.7. OWA .......................................................................................................................................................... 542

8.7.1. Overview ........................................................................................................................................... 542

confidential