Datasheet
Table Of Contents
- 1 Hardware Description
- 1.1 Hardware Overview
- 1.2 Analog Front End (AFE)
- 1.3 Digital Computation Engine (CE)
- 1.4 80515 MPU Core
- 1.4.1 Memory Organization and Addressing
- 1.4.2 Special Function Registers (SFRs)
- 1.4.3 Generic 80515 Special Function Registers
- 1.4.4 Special Function Registers (SFRs) Specific to the 71M6531D/F and 71M6532D/F
- 1.4.5 Instruction Set
- 1.4.6 UARTs
- 1.4.7 Timers and Counters
- 1.4.8 WD Timer (Software Watchdog Timer)
- 1.4.9 Interrupts
- 1.5 On-Chip Resources
- 1.5.1 Oscillator
- 1.5.2 Internal Clocks
- 1.5.3 Real-Time Clock (RTC)
- 1.5.4 Temperature Sensor
- 1.5.5 Physical Memory
- 1.5.6 Optical Interface
- 1.5.7 Digital I/O – 71M6531D/F
- 1.5.8 Digital I/O – 71M6532D/F
- 1.5.9 Digital IO – Common Characteristics for 71M6531D/F and 71M6532D/F
- 1.5.10 LCD Drivers – 71M6531D/F
- 1.5.11 LCD Drivers – 71M6532D/F
- 1.5.12 LCD Drivers – Common Characteristics for 71M6531D/F and 71M6532D/F
- 1.5.13 Battery Monitor
- 1.5.14 EEPROM Interface
- 1.5.15 SPI Slave Port
- 1.5.16 Hardware Watchdog Timer
- 1.5.17 Test Ports (TMUXOUT pin)
- 2 Functional Description
- 3 Application Information
- 3.1 Connection of Sensors
- 3.2 Connecting 5-V Devices
- 3.3 Temperature Measurement
- 3.4 Temperature Compensation
- 3.5 Connecting LCDs
- 3.6 Connecting I2C EEPROMs
- 3.7 Connecting Three-Wire EEPROMs
- 3.8 UART0 (TX/RX)
- 3.9 Optical Interface (UART1)
- 3.10 Connecting the V1 Pin
- 3.11 Connecting the Reset Pin
- 3.12 Connecting the Emulator Port Pins
- 3.13 Connecting a Battery
- 3.14 Flash Programming
- 3.15 MPU Firmware
- 3.16 Crystal Oscillator
- 3.17 Meter Calibration
- 4 Firmware Interface
- 4.1 I/O RAM and SFR Map – Functional Order
- 4.2 I/O RAM Description – Alphabetical Order
- 4.3 CE Interface Description
- 5 Electrical Specifications
- 5.1 Absolute Maximum Ratings
- 5.2 Recommended External Components
- 5.3 Recommended Operating Conditions
- 5.4 Performance Specifications
- 5.4.1 Input Logic Levels
- 5.4.2 Output Logic Levels
- 5.4.3 Power-Fault Comparator
- 5.4.4 Battery Monitor
- 5.4.5 Supply Current
- 5.4.6 V3P3D Switch
- 5.4.7 2.5 V Voltage Regulator
- 5.4.8 Low-Power Voltage Regulator
- 5.4.9 Crystal Oscillator
- 5.4.10 LCD DAC
- 5.4.11 LCD Drivers
- 5.4.12 Optical Interface
- 5.4.13 Temperature Sensor
- 5.4.14 VREF
- 5.4.15 ADC Converter, V3P3A Referenced
- 5.5 Timing Specifications
- 5.6 Typical Performance Data
- 5.7 71M6531D/F Package
- 5.8 71M6532D/F Package
- 5.9 Pin Descriptions
- 6 Ordering Information
- 7 Related Information
- 8 Contact Information
- Appendix A: Acronyms
- Appendix B: Revision History
![](/manual/maxim-integrated/71m6531f-im-f/datasheet-english/images/img-94.png)
Data Sheet 71M6531D/F-71M6532D/F FDS 6531/6532 005
94 Rev 2
The maximum time jitter is 67 µs and is independent of the number of pulses measured. Thus, if the pulse
generator is monitored for one second, the peak jitter is 67 ppm. After 10 seconds, the peak jitter is 6.7 ppm.
The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum
rate, it will simply output at its maximum rate without exhibiting any rollover characteristics. The actual
pulse rate, using WSUM as an example, is:
Hz
XFWSUMWRATE
RATE
S
46
2
⋅⋅⋅
=
,
where F
S
= sampling frequency (2520.6 Hz) and X = Pulse speed factor (as defined in the CECONFIG
register with the PULSE_FAST and PULSE_SLOW bits).
Table 64: CE Pulse Generation Parameters
CE
Address
Name Default Description
0x21
WRATE
827
Kh = VMAX*IMAX*47.1132 / (In_8*WRATE*N
ACC
*X) Wh/pulse. The
default value results in a Kh of 1.0 Wh/pulse when 2520 samples
are taken in each accumulation interval (and VMAX=600,
IMAX = 442 [for 400µΩ shunt], In_8 = 1, X = 6).
Maximum value = 2
15
-1.
0x41
APULSEW
0
Watt pulse generator input (see DIO_PW bit). The output pulse
rate is: APULSEW * F
S
* 2
-32
* WRATE * X * 2
-14
. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x42
APULSER
0
VAR pulse generator input (see DIO_PV bit). The output pulse rate
is: APULSER * F
S
*2
-32
* WRATE * X * 2
-14
. This input is buffered and
can be loaded during a computation interval. The change will take
effect at the beginning of the next interval.
0x43
APULSE2
0
Third pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE2 * F
S
*2
-32
* WRATE * X * 2
-14
. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x44
APULSE3
0
Fourth pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE3 * F
S
*2
-32
* WRATE * X * 2
-14
. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x38
PULSE
WIDTH
12
Register for pulse width control of XPULSE and YPULSE. The max-
imum pulse width is (2*PULSEWIDTH+1)*(1/FS). The default value
will generate pulses of 10 ms width at FS = 2520.62 Hz.
4.3.9 CE Calibration Parameters
Table 65 lists the parameters that are typically entered to effect calibration of meter accuracy.
Table 65: CE Calibration Parameters
CE
Address
Name Default Description
0x10
CAL_IA
16384
These constants control the gain of their respective channels. The
nominal value for each parameter is 2
14
= 16384. The gain of each
channel is directly proportional to its gain constant. Thus, if the
gain of the IA channel is 1% slow, CAL_IA should be scaled by
1/(1 – 0.01) and the resulting value is 16549.
0x11
CAL_VA
16384
0x12
CAL_IB
16384
0x13
CAL_VB
16384
0x18
PHADJ_A
0
These two constants control the CT phase compensation. No
compensation occurs when PHADJ_X = 0. As PHADJ_X is increased,
more compensation (lag) is introduced. Range: ± 2
15
– 1. If it is
desired to delay the current by the angle Φ, the equations are: