Datasheet

73M1866B/73M1966B Data Sheet DS_1x66B_001
42 Rev. 1.6
7.3 Power Management
The 73M1x66B supports three modes of power control for the device.
Normal mode The 73M1x66B operates normally.
ENFEH = 0 In this mode the Host Side of the Barrier interface is disabled and the
line side device is disabled. The Host side continues to operate
normally.
Sleep mode The device PLL is turned off and PCLK is propagated on the clock
tree. The PCM DX and TSC outputs are tri-stated. Control and status
registers of the Host side maintain their content.
Power Down The device is shut down altogether. The registers remain accessible
through the SPI. Control and status registers of the Host side maintain
their content. To restart the PCM operations, the PCODE register
must be set for the appropriate PCLK frequency value.
In all reduced power modes of operation the SPI interface remains active.
Function
Mnemonic
Register
Location
Type Description
ENFEH 0x0F[7] W Enable Front End Host
1 = Enable Front End of the 73M1906B Host-Side Device. (Default)
0 = Disable Front End of the 73M1906B Host-Side Device.
PWDN
0x0F[6]
W
Power Down Mode
0 = Disable Power Down Mode. (Default)
1 = Enable Power Down Mode.
SLEEP 0x0F[5] W Sleep Mode
0 = Disable Sleep Mode. (Default)
1 = Enable Sleep Mode.
7.4 Device Clock Management
Function
Mnemonic
Register
Location
Type Description
FRCVCO 0x0E[7] W Force VCO
0 = The system clock is the same as PCLK. (Default)
1 = The system clock is derived from locked PLL. This is set to 0
upon reset, Sleep or Power Down mode enabled.
LOKDET 0x0D[7] R Phase Locked Loop Lock Detect
0 = PLL is not locked. (Default)
1 = PLL is locked to PCLK.