Datasheet

73M1866B/73M1966B Data Sheet DS_1x66B_001
76 Rev. 1.6
Function
Mnemonic
Register
Location
Type Description
Auxiliary A/D Converter Status Bits
LC 0x1C[7:1] R Loop Current In DC Path
Result of Auxiliary A/D measuring the Loop Current (7-bit resolution,
least significant bits only).
Note: LC0=1 lsb=1.31/128=~10.23 mV=1.25 mA; magnitude only.
The value of the resistor between the rectifier bridge and the DCS pin is
assumed to be 8.2 .
Example: 0000011 30.7 mV/RE=3.74 mA; 0010000 20 mA
Note: The AC path also has ~7 mA of loop current that should be added
to get the total loop current provided by the line.
LV 0x1B[7:1] R Line Voltage On and Off Hook
Contains the seven most significant bits of an 8-bit A/D representation of
the voltage of the input of pin DCI. The voltage at the DCI pin is equal to
the decimal value of LV bits [7:1] x 11 mV. For example, if the value of
0100000x is read from LV bits [7:1], this has a decimal value of 64,
therefore DCI voltage equals 64 x 11 = 704 mV.
Note that the voltage at the DCI pin is the voltage divided by 5 (off hook)
or 100 (on hook). When offhook the diode bridge, switch saturation
voltage, etc. should also be added to calculate the voltage at tip and ring.
RNG 0x1A[7:0] R Result of Auxiliary A/D measuring the attenuated ring voltage.
Note: 1 lsb=1.31/128=~10.23 mV; 1’s compliment.
Example: 00100000 327 mV or Ring Voltage=32.7 V
Line Sensing Control
DET 0x03[2] R Detection of Voltage or Current Fault
0 = None of the three conditions is detected.
1 = Indicates the detection of one of three conditions:
Under Voltage, Over Voltage and Over Current.
This status bit is reset when read. This is a maskable interrupt. It is
enabled by the ENDET bit.
ENDET 0x05[2] W Enables Line Sensing Interrupt On Host-Side Device
This bit controls whether an interrupt is generated based upon the
detection of Under Voltage, Over Voltage and Over Current.
0 = Disable detector interrupt (Default)
1 = Enable detector interrupt.
ENDT 0x12[1] WO Enable Detectors On Line-Side Device
0 = UVD, OVD and OID conditions are ignored. (Default)
1 = Enables UVD, OVD and OID in the Line-Side Device and allows
them to be used in the Host-Side Device.
Under-Voltage Detection Control and Status
ENUVD 0x15[2] WO Enable Under Voltage Detector On Line-Side Device
0 = Under Voltage Detector not enabled.
1 = Under Voltage Detector enabled. When enabled, the ENNOM bit is
temporarily set to the wide bandwidth mode if an
under-voltage condition detected to allow fast reacquisition of the line.
UVDET 0x1E[6] R Under-Voltage Detector On Line-Side Device
0 = Under Voltage condition is not detected at VPS.
1 = Under Voltage condition is detected at VPS.