Datasheet

DS_1215F_003 73S1215F Data Sheet
Rev. 1.4 27
1.7.2 Power Control Modes
The 73S1215F contains circuitry to disable portions of the device and place it into a lower power standby
mode. This is accomplished by either shutting off the power or disabling the clock going to the block. The
miscellaneous control registers MISCtl0, MISCtl1 and the master clock control register (MCLKCtl) provide
control over the power modes. There is also a device power down mode that will stop the core, clock
subsystem and the peripherals connected to it. The PWRDN bit in MISCtl0 will set up the 73S1215F for
power down and disable all clocks except the 32kHz oscillator. The power down mode should only be
initiated by setting the PWRDN bit in the MISCtl0 register and not by manipulating individual control bits in
various registers. Figure 5 shows how the PWRDN bit controls the various functions that comprise power
down state.
initiated by setting the PWRDN bit in the MISCtl0 register and not by manipulating individual control bits in
various registers. Figure 5 shows how the PWRDN bit controls the various functions that comprise power
down state.
VDDFAULT
Analog functions
(VCO, PLL,
reference and bias
circuits, etc.)
USB Transceiver
(suspend mode)
32K OSC
ANALOG
COMPARE
High Speed OSC
MCLCKCtl - 32KEN
MISCtl1 - USBPEN
MISCtl1 - ANAPEN
MISCtl0 - PWRDN
VDDFCtl - VDDFEN
ACOMP - CMPEN
MCLCKCtl - HOSEN
Smart Card Power
SCVCCCtl - SCPRDN
+
+
+
+
+
+
USB
SUSPEND
These are the registers and
the names of the control bits.
These are the
block references.
PWRDN Signal
Note: the PWRDN Signal is not the direct version of the PWRDN Bit. There are delays from assertion of the
PWRDN bit to the assertion of the PWRDN Signal (32 MPU clocks) Refer to the Power Down sequence diagram.
PD_ANALOG
Flash Read Pulse
one-shot circuit
MISCtl1 - FRPEN
+
Figure 5: Power Down Control
When the PWRDN bit is set, the clock subsystem will provide a delay of 32 MPUCLK cycles to allow the
program to set the STOP bit in the PCON register. This delay will enable the program to properly halt the
core before the analog circuits shut down (high speed oscillator, VCO/PLL, voltage reference and bias
circuitry, etc.). The PDMUX bit in SFR INT5Ctl should be set prior to setting the PWRDN bit in order to
configure the wake up interrupt logic. The power down mode is awakened from interrupts connected to
external interrupts 0, 4 and 5 (external USR[0:7], smart card, USB, RTC and Keypad). These interrupt
sources are OR’ed together and routed through some delay logic into INT0 to provide this functionality.
The interrupt will turn on the power to all sections that were shut off and start the clock subsystem. After
the clock subsystem clocks start running, the MPUCLK begins to clock a 512 count delay counter. When
the counter times out, the interrupt will then be active on INT0 and the program can resume. Figure 6
shows the detailed logic for waking up the 73S1215F from a power down state using these specific interrupt
sources. Figure 7 shows the timing associated with the power down mode.